



OPTION I/O
XEMR BAL.



H910

SYSTEM DIAGRAM

EVENTIDE H910
Drawings furnished for
maintenance purposes only.
May not be copied without
written permission.
Copyright 1976 REV



CONTROL SWITCHES

HA920
TOPOLOGY

TIMING AND CONTROL LOGIC

OTP1

SYSTEM CLOCK
TUNING COIL

ANALOG TO DIGITAL CONVERSION

MEMORY ADDRESSING LOGIC

10 X 4K RANDOM ACCESS MEMORY

TRIG
33.5KHZ
SD

REFERENCE GENERATOR

D/A OUTPUT 2


DIGITAL TO ANALOG CONVERSION
OUTPUT 1

M7

M6

HD910

TOPOLOGY



ADDRESS
TO
MEMORY

* OPTIONAL OUTPUT
MODIFICATIONS


HD 910 PAGE 2 OF 4

MEMORY ADDRESSING LOGIC

(REV. 5/10)

EVENTIDE H910
Drawings furnished for
Maintenance purposes only.
May not be copied without
written permission.
Copyright 1976

REV 6/194







MSB
D9
DO
INPUT DATA
TO RAMS

MSB
D9
DO
OUTPUT DATA
FROM RAMS

EVENTIDE H910
Drawings furnished for
Maintenance purposes only,
may not be copied without
written permission
Copyright 1976


HD 910 PAGE 3 OF 4
A/D AND D/A CONVERTER
(REV. C/0)

REV 6/84




HD 910 PAGE 4 OF 4
MEMORY ARRAY AND (REN C)
INTERBOARD CONNECTORS

EVENTIDE H910
 Drawings furnished for
 maintenance purposes only
 may not be copied without
 written permission.
 Copyright 1976





HR 930 PITCH RATIO
READOUT

EVENTIDE 4910
Drawings furnished for
Maintenance Purposes Only
May not be copied without
written permission.
Copyright 1976




POWER

- For 220V OPERATION
- | | |
|----|-----------------------|
| M9 | 1) REMOVE JUMPER 6-3 |
| | 2) REMOVE JUMPER 5-2 |
| | 3) INSTALL JUMPER 5-3 |



HA 920 POWER SUPPLY
AND INTERCONNECTIONS


PAGE 1 OF 3
(REV C/D)



ENTIRE H910
 Drawings furnished for
 Maintenance purposes only
 may not be copied without
 written permission
 COPYRIGHT 1976


HA 920 ANALOG SIGNAL PROCESSING
 PAGE 2 OF 3 (REV C)

IC 24
Decoded
outputs



H910 TIMING DIAGRAM

EVENTIDE H910
Drawings furnished for
maintenance purposes only.
May not be copied without
written permission.



OPTIONAL


OUTPUT

ADDITIONS AND MODIFICATIONS


T23

Pf. 4/84


EVENTIDE H910
 Drawings furnished for
 Maintenance Purposes Only.
 May not be copied without
 written permission.
 Copyright 1976




CD4020
14-Stage




CD4022
Divide-by-8 Counter/Divider
with 8 Decimal Outputs




CD4024
7-Stage




MC14518 - Dual BCD
MC14520 - Dual Binary } Up Counters




CD4046
Phase-Locked Loop



CD4016 **CD4066**
Quad Bilateral Switch




MC14553
Three-Digit BCD Counter





CD4511
BCD-to-7-Segment Latch
Decoder Driver

MC14528
Dual Retriggerable/Resetable
Monostable Multivibrator



V_{DD} = Pin 16
 V_{SS} = Pin 8

MC10115
MC10515
Quad Line Receiver




5495(J), (W); 7495(J), (N), (W);
54LS95B/74LS95B(J), (N), (W)


Dual J-K Negative-Edge-Triggered Flip-Flops with Preset

TRUTH TABLE

INPUTS				OUTPUTS	
PR	CLK	J	K	Q	\bar{Q}
L	X	X	X	H	L
H	↓	L	L	Q0	$\bar{Q}0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	TOGGLE
H	H	X	X	Q0	$\bar{Q}0$




54LS113/74LS113(J, (N), (W); 74S113(N)



5493A/7493A(J, (N), (W); 54LS93/74LS93(J, (N), (W)

22PIN RANDOM ACCESS MEMORY PIN CONFIGURATION LOGIC SYMBOL




PIN NAMES

D _{IN}	DATA INPUT	CE	CHIP ENABLE
A ₀ -A ₁₁	ADDRESS INPUTS*	\bar{D}_{OUT}	DATA OUTPUT
\bar{WE}	WRITE ENABLE	V _{CC}	POWER (+5V)
\bar{CS}	CHIP SELECT	NC	NOT CONNECTED

*Refresh Addresses A₀-A₅.

TYPICAL OF MANY MANUFACTURERS BLOCK DIAGRAM




READ CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
t _{RCY}	Read Cycle Time	690		ns	t _T = 20ns C _{load} = 50pF, Load = One TTL Gate, Ref = 2.0V for High, 0.8V for Low. t _{ACC} = t _{AC} + t _{CO} + 1t _T
t _{CER}	CE On Time During Read	400	3000	ns	
t _{CO}	CE Output Delay		400	ns	
t _{ACC}	Address to Output Access		420	ns	
t _{WL}	CE to \bar{WE}	0		ns	
t _{WC}	\bar{WE} to CE on	0		ns	


WRITE CYCLE

Symbol	Parameter	Min.	Max.	Unit	Conditions
t _{WCY}	Write Cycle Time	970		ns	t _T = 20ns
t _{CEW}	CE Width During Write	680	3000	ns	
t _W	\bar{WE} to CE Off	450		ns	
t _{WP}	\bar{WE} Pulse Width	200		ns	
t _{DW}	D _{IN} to \bar{WE} Set Up	0		ns	
t _{CD} ⁽¹⁾	CE to D _{IN} Set Up		50	ns	
t _{DH}	D _{IN} Hold Time	0		ns	
t _{WW}	\bar{WE} Wait	200		ns	
t _{WC}	\bar{WE} to CE On	0		ns	

Read and Refresh Cycle ^[1]





Write Cycle



- NOTES:
1. For Refresh cycle row and column addresses must be stable before t_{AC} and remain stable for entire t_{AH} period.
 2. $V_{SS} + 1.5V$ is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN} .
 3. $V_{SS} + 3.0V$ is the reference level for measuring timing of the addresses, \overline{CS} , \overline{WE} , and D_{IN} .
 4. $V_{SS} + 2.0V$ is the reference level for measuring timing of CE.
 5. $V_{DD} - 2V$ is the reference level for measuring timing of CE.
 6. $V_{SS} + 2.0V$ is the reference level for measuring the timing of $\overline{D_{OUT}}$.


LM301A

EQUIVALENT CIRCUIT



1. Freq. Comp./Offset Null
2. Inverting Input
3. Noninverting Input
4. V⁻
5. Offset Null
6. Output
7. V⁺
8. Freq. Comp.


LARGE SIGNAL FREQUENCY RESPONSE




DESCRIPTION

The LM101A and LM301A are high performance operational amplifiers featuring high gain, short circuit protection, simplified compensation and excellent temperature stability.

May be replaced by TL081



μA741




1. Offset Null
2. Inv. Input
3. Non-Inv. Input
4. V⁻
5. Offset Null
6. Output
7. V⁺
8. NC


DESCRIPTION

The μA741 is a high performance operational amplifier with high open loop gain, internal compensation, high common mode range and exceptional temperature stability. The μA741 is short-circuit protected and allows for nulling of offset voltage.

May be replaced by TL081



μA710



1. Ground
2. Non-Inverting Input
3. Inverting Input
4. V⁻
5. NC
6. NC
7. Output
8. V⁺

DESCRIPTION


The μA710 is a High Speed Differential Voltage Comparator featuring low offset voltage, high sensitivity and a wide input voltage range. It is ideally suited for use as a pulse height discriminator, an analog comparator or a digital line receiver. The output structure of the μA710 is compatible with DTL, TTL and Utilogic integrated circuits.

DESCRIPTION

The LM109 and LM309 are complete 5 volt regulators fabricated on a single silicon chip. These regulators are designed for local "on card" regulation to eliminate many of the noise and ground loop problems associated with single-point regulation. They employ internal current limiting, thermal shutdown, and safe-area compensation which makes the circuitry essentially blow-out proof. If adequate heat sinking is provided, the devices can deliver output currents in excess of 200mA from the TO-5 package, and 1A from the TO-3 package. In addition to their use as fixed 5 volt regulators, these devices may be used with external components to obtain adjustable output levels. They may also be used as the power pass element in precision regulators.

LM309

K PACKAGE
(Bottom View)



- 1. Input
- 2. Output




Case is connected to ground.

μA7800 SERIES

μA7815 15 V

GENERAL DESCRIPTION — The μA7800 series of Three-Terminal Positive Voltage Regulators are constructed using the Fairchild Planar* epitaxial process. These regulators employ internal current limiting, thermal shutdown and safe-area compensation making them essentially blow-out proof. If adequate heat sinking is provided, they can deliver over 1A output current. They are intended as fixed-voltage regulators in a wide range of applications including local, on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents and as the power pass element in precision regulators.


CONNECTION DIAGRAMS
TO-220 PLASTIC POWER PACKAGE
(TOP VIEW)



LM324D-ABOVE
3403-SAME PINOUT
QUAD 741 EQUIVALENT

LM324D

PIN CONFIGURATION



CMOS MULTIPLYING D/A CONVERTER

AD7530