

PCM 91
Digital Reverberator Service Manual

lexicon

Safety Suggestions

Read Instructions Read all safety and operating instructions before operating the unit.

Retain Instructions Keep the safety and operating instructions for future reference.

Heed Warnings Adhere to all warnings on the unit and in the operating instructions.

Follow Instructions Follow operating and use instructions.

Heat Keep the unit away from heat sources such as radiators, heat registers, stoves, etc., including amplifiers which produce heat.

Ventilation Make sure that the location or position of the unit does not interfere with its proper ventilation. For example, the unit should not be situated on a bed, sofa, rug, or similar surface that may block the ventilation openings; or, placed in a cabinet which impedes the flow of air through the ventilation openings.

Wall or Ceiling Mounting Do not mount the unit to a wall or ceiling except as recommended by the manufacturer.

Power Sources Connect the unit only to a power supply of the type described in the operating instructions, or as marked on the unit.

Grounding or Polarization* Take precautions not to defeat the grounding or polarization of the unit's power cord.

*Not applicable in Canada.

Power Cord Protection Route power supply cords so that they are not likely to be walked on or pinched by items placed on or against them, paying particular attention to cords at plugs, convenience receptacles, and the point at which they exit from the unit.

Nonuse Periods Unplug the power cord of the unit from the outlet when the unit is to be left unused for a long period of time.

Water and Moisture Do not use the unit near water — for example, near a sink, in a wet basement, near a swimming pool, near an open window, etc.

Object and liquid entry Do not allow objects to fall or liquids to be spilled into the enclosure through openings.

Cleaning The unit should be cleaned only as recommended by the manufacturer.


Servicing Do not attempt any service beyond that described in the operating instructions. Refer all other service needs to qualified service personnel.

Damage requiring service The unit should be serviced by qualified service personnel when:

- the power supply cord or the plug has been damaged, objects have fallen, or liquid has been spilled into the unit,
- the unit has been exposed to rain,
- the unit does not appear to operate normally or exhibits a marked change in performance,
- the unit has been dropped, or the enclosure damaged.

Outdoor Antenna Grounding If an outside antenna is connected to the receiver, be sure the antenna system is grounded so as to provide some protection against voltage surges and built-up static charges. Section 810 of the National Electrical Code, ANSI/NFPA No. 70-1984, provides information with respect to proper grounding of the mast and supporting structure, grounding of the lead-in wire to an antenna-discharge unit, size of grounding conductors, location of antenna-discharge unit, connection to grounding electrodes, and requirements for the grounding electrode. See figure below.

Power Lines An outside antenna should be located away from power lines.



SAFETY SUMMARY

The following general safety precautions must be observed during all phases of operation, service and repair of this instrument. Failure to comply with these precautions, or with specific warnings elsewhere in these instructions violates safety standards of design manufacture and intended use of the instrument. Lexicon assumes no liability for the customer's failure to comply with these requirements.

GROUND THE INSTRUMENT

To minimize shock hazard the instrument chassis and cabinet must be connected to an electrical ground. The instrument is equipped with a three-conductor AC power cable. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet. The power jack and mating plug of the power cable meet International Electrotechnical Commission (IEC) safety standards.

DO NOT OPERATE IN AN EXPLOSIVE ATMOSPHERE

Do not operate the instrument in the presence of flammable gases or fumes. Operation of any electrical instrument in such an environment constitutes a definite safety hazard.

KEEP AWAY FROM LIVE CIRCUITS

Operating personnel must not remove instrument covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

DO NOT SERVICE OR ADJUST ALONE

Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

DO NOT SUBSTITUTE PARTS OR MODIFY INSTRUMENT

Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the instrument.

DANGEROUS PROCEDURE WARNINGS

Warnings, such as the example below, precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

WARNING

Dangerous voltages, capable of causing death, are present in this instrument. Use extreme caution when handling, testing and adjusting.

SAFETY SYMBOLS

General definitions of safety symbols used on equipment or in manuals.



Instruction manual symbol: the product will be marked with this symbol when it is necessary for the user to refer to the instruction manual in order to protect against damage to the instrument.



Indicates dangerous voltage. (Terminals fed from the interior by voltage exceeding 1000 volts must be so marked.)

WARNING

The WARNING sign denotes a hazard. It calls attention to a procedure, practice, condition or the like which, if not correctly performed or adhered to, could result in injury or death to personnel.

CAUTION

The CAUTION sign denotes a hazard. It calls attention to an operating procedure, practice, condition or the like which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the product.

NOTE:

The NOTE sign denotes important information. It calls attention to procedure, practice, condition or the like which is essential to highlight.



CAUTION

Electrostatic Discharge (ESD) Precautions

The following practices minimize possible damage to ICs resulting from electrostatic discharge or improper insertion.

- Keep parts in original containers until ready for use.
- Avoid having plastic, vinyl or styrofoam in the work area.
- Wear an anti-static wrist-strap.
- Discharge personal static before handling devices.
- Remove and insert boards with care.
- When removing boards, handle only by non-conductive surfaces and never touch open-edge connectors except at a static-free workstation.*
- Minimize handling of ICs.
- Handle each IC by its body.
- Do not slide ICs or boards over any surface.
- Insert ICs with the proper orientation, and watch for bent pins on ICs.
- Use anti-static containers for handling and transport.

*To make a plastic-laminated workbench anti-static, wash with a solution of Lux liquid detergent, and allow to dry without rinsing.



CAUTION

ICs inserted backwards will be destroyed. Incorrect insertion of ICs is also likely to cause damage to the board.

Table of Contents


1. Product Overview	
Block Diagram	1-1
Front Panel Overview	1-2
Rear Panel Overview	1-3
Installation Notes	1-4
Mounting • Power Requirements • Audio Connections Control Connections • Setting Audio Levels • Configurations Memory Cards	
Periodic Maintenance	1-10
Ordering parts	1-10
Returning units for service	1-10
2. Specifications	
3. Performance Verification	
Quick Performance Check	3-1
Diagnostics	3-1
Analog Audio Performance Check	3-2
Check Signal Levels	3-4
Frequency Response Measurement	3-4
THD+N Measurement	3-5
Signal-to-Noise Ratio	3-5
Digital I/O Test	3-5
Footpedal Functionality	3-6
Footswitch Functionality	3-7
Listening/QC	3-7
Shock Test	3-8
MIDI Functionality	3-8
4. Troubleshooting	
Diagnostics	4-1
Power Up Diagnostics • Diagnostic Failures • Error Log and Failure Viewing Mode • Power On Diagnostics Active Buttons	
Power Up Diagnostics Test Descriptions	4-7
Extended Diagnostics	4-13
Extended Diagnostics Test Descriptions	
Foot Controller Fixture	4-20
Troubleshooting	4-22
User Interface Problems • Audio Problems	
Internal Adjustments and Troubleshooting	4-24
Removing the Top and Bottom Covers • Power Supply Internal Battery Voltage • System Clocks • Analog Audio Signal Tracing • Digital Audio Signal Tracing • System Signal Tracing	
Restoring Factory Settings	4-30
5. Theory of Operation	
Architectural Overview	5-1
Block Diagram	5-2
Host Processor Circuitry	5-3
Clocks • Bus Interface • Interrupts • On-Chip Peripherals	
Host Memory	5-6
ROM • Dynamic RAM • Non-Volatile Battery Backed-Up Static RAM • Battery Backup • PCMCIA Memory Card • Host-to-Slave Z80/Lexichip Interface	
Host I/O	5-10
I/O Address Map • Front Panel Switches • Soft Knobs	

Contents Cont'd.

Front Panel LEDs	5-12
Switch Status LEDs • Headroom Indicator LEDs • Front Panel Display • Footpedal ADC • Footswitches • MIDI • Analog I/O (Host Control Interface) • Digital I/O • System Wordclock Source Selection • System Reset Circuitry • Watchdog Timer +5V Monitor • Status Bits Summary • Control Bits Summary	
DSP Board Circuitry	5-20
Digital I/O	5-21
Digital Audio I/O Circuitry • Digital Audio Receiver • Digital Audio Transmitter	
Analog Circuitry	5-26
Analog Inputs • Input Amplifier • A/D Conversion • D/A Conversion • Output Level Switching • Balanced Output Amplifiers Analog Outputs • Power Supply	
Signal Names	5-29
6. Parts List	
7. Schematics and Assembly Drawings	

Product Overview

Block Diagram



Front Panel Overview

HEADROOM

5-position indicator for analog and digital signal levels and overload conditions.

INPUT

Adjusts analog input level.

Display

Two rows of 20 alphanumeric characters display effect names and ID numbers, and parameter names and values.

ADJUST

In Edit mode, changes values of parameters chosen with SELECT. With Program Banks or Register Banks selected, behaves as a soft knob for patched parameters.

SELECT


Scrolls through presets, registers or parameters. With Program Bank or Register Bank selected, scrolls through the 50 programs in the selected bank, then begins scrolling through the programs in the next bank. With Edit selected, scrolls through matrix parameters.

POWER

On/Off.

Memory Card

Slot for optional preset ROM or register RAM cards. Press Eject button to remove card.



Up/Down

Press to move up and down through program and register banks, or a parameter matrix.

Program Banks

Enables selection of factory presets. Press repeatedly to cycle selection of 5 internal preset banks and a KeyWord sorted display. Press and hold to display the name and algorithm of the current program.

Load/*

In Program or Register mode, loads the selected program. In Edit mode, scrolls through any multi-field parameter.

Register Banks

Enables selection of user memory. If a RAM card is loaded into the Memory Card slot, each press of this button selects a new register bank. Press and hold to display the name and algorithm of the current program.

Store

Initiates register store function.

Edit

Enables parameter selection for editing of values.

Compare

Active in Program, Register, and Edit modes. Press to compare the active version of the current effect with the most recently stored version.

Control

Enables selection of system and global parameters.

Bypass

Bypasses or mutes audio, depending on the setting of each program's bypass parameter.


Tempo

Press to display tempo rate and to initiate tempo functions. LED flashes in time with current tempo rate.

Tap

Sets tempo. Press twice in rhythm to establish tempo rate. Press once to reset LFO.

Rear Panel Overview



AES/EBU and S/PDIF Inputs

AES/EBU format digital connectors conform to AES 3-1992 and EBU professional standards. S/PDIF format digital connectors conform to IEC-958 consumer standards. Only one of these options (AES or S/PDIF) may be selected for input.

Balanced Outputs

Output impedance is 50Ω, balanced, and levels up to +18dBu maximum full scale. 1/4" phone connectors and XLRs provided. Both S/PDIF and AES outputs are active at all times.


Input Level

2-position (In/Out) switch for matching input gain to the source being used. In position adds 20dB of gain to the input stages. Out position provides 0dB of gain. Use either position for balanced or unbalanced sources.

Balanced Inputs

Combined 3 pole XLR and 1/4" jacks, electronically balanced.

Input impedance is 50kΩ unbalanced, and 100kΩ balanced. Inputs accept input levels from -22dBu to +20dBu.



AC Power

Standard 3-pin IEC power connector. 100-240V, 50-60Hz automatic switching to correct voltage range.

MIDI

IN
Receives MIDI information from other MIDI equipment such as master keyboard controllers, MIDI foot controllers, sequencers and synthesizers.

THRU

Passes received MIDI data without change.

OUT



Transmits MIDI data to other equipment.

Footswitch

1/4" Tip/Ring/Sleeve phone jack for two independent momentary footswitches

Foot Controller

1/4" Tip/Ring/Sleeve phone jack provided for footpedal with 10kΩ to 100Ω impedance.



Installation Notes

Mounting The PCM 91 uses one EIA-standard rack space, and can be mounted on any level surface or in a standard 19 inch (483 mm) rack. If the PCM 91 is mounted in a rack or road case, support the rear of the chassis to prevent possible damage from mechanical shock and vibration.

The maximum ambient operating temperature is 104°F (40°C). Provide adequate ventilation if the PCM 91 is mounted in a closed rack with heat-producing equipment such as power amplifiers.

Power Requirements The PCM 91 is equipped with a 3-pin IEC power connector and detachable cord.

The PCM 91 will operate with power sources from 100 to 240 volts AC, 50-60Hz. Power switching to actual line voltage is automatic.

Audio Connections **Analog Audio**

For best performance, maintain balanced connections, and use high-quality, low-capacitance, twisted-shielded pair cable.

When connecting to single-ended, unbalanced devices, connect the low side to signal ground at the unbalanced piece of equipment. Output level does not change when connected to an unbalanced input.

Mono Applications

Use a Y-connector inserted at the analog inputs and outputs to have the signal summed to mono.

NOTE

Be careful to keep input and output to all channels wired consistently. Out-of-phase wiring can produce audible effects.

Digital Audio

S/PDIF (IEC-958) Consumer Digital Audio I/O. 75Ω coaxial cable suited for digital audio or video signals is required. Audio grade cable is *not* suitable. AES/EBU connections require balanced connections using high quality, low capacitance, controlled impedance, data communication, twisted-shielded pair cable.

Microphone cable may introduce a significant amount of jitter into the signal, causing distortion.

Control Connections **Dual Footswitch/Foot Controller**

One 1/4 inch T/R/S phone jack is provided for 2 momentary footswitches. Another 1/4 inch T/R/S phone jack is provided for a footpedal (minimum 100Ω to maximum 10kΩ impedance). Normally open or normally closed momentary switches are suitable. At power on, the PCM 91 assumes the switch is off. Use shielded, twisted-pair cable with shield connected to sleeve. See diagram on previous page.

MIDI

5-pin DIN connectors are provided for MIDI IN, THRU and OUT. Use standard 5-pin DIN MIDI cable assemblies, available from your local dealer.

Footswitch/Foot Controller


One 1/4 inch T/R/S phone jack is provided for 2 momentary footswitches. Another 1/4 inch T/R/S phone jack is provided for a footpedal (minimum 100Ω to maximum 10k impedance). Normally open or normally closed momentary switches are suitable. At power on, the PCM 81 assumes the switch is off. Use shielded, twisted-pair cable with shield connected to sleeve. See diagram on page 3.

MIDI

5-pin DIN connectors are provided for MIDI IN, THRU and OUT. Use standard 5-pin DIN MIDI cable assemblies, available from your local dealer.

Connectors

Signal	Mating Connector	Description
L and R Analog Audio Input	XLR A3M	Active balanced, pin 2 high +2dBu min; +20dBu max at 0dB setting
L and R Analog Audio Output	XLR A3F	Active balanced, pin 2 high -2dBu to +18dBu at full scale output
AES/EBU Digital Input	XLR A3M	AES 3-1992 Professional Digital Audio Format, balanced, pin 2 high
AES/EBU Digital Output	XLR A3F	AES 3-1992 Professional Digital Audio Format, balanced, pin 2 high
S/PDIF CP-340 Type II Consumer Digital Audio Input and Output	RCA	IEC-958 Consumer Digital Audio Format tip high
MIDI In MIDI Out MIDI Thru	5-pin DIN	Standard MIDI Interface



Setting Audio Levels


The PCM 91, with both analog and digital input and output connections, requires some attention to proper setting of signal level.

Analog inputs are first gain-conditioned by the rear panel input gain switch, and then by the front panel INPUT knob. Proper setting of both the switch and knob are important for best performance of the A/D converter.

Analog and the selected digital sources are selected in Control mode (**0.0 Audio Input Source**). The selections are: **44.1**, **48**, **Ext: XLR** and **Ext: Coax**.

Proper setting of Input level on the PCM 91 is dependent on:



- Proper signal level into the analog front end to avoid signals causing overload at the DSP input (rear panel Input Level button),
- Proper adjustment of the signal level into the analog-to-digital converter to optimize noise and avoid overload (front panel INPUT knob),
- Proper setting of signal level into the digital signal processor to optimize noise (**InLvl** parameter in each algorithm).



Headroom Display

The headroom display provides both headroom and overload information from a variety of measurement points. The meters display analog or digital input data, depending on the selected **Audio Input Source** (Control mode **0.0**).

The chart below illustrates the adjustment range that will set input levels for both balanced and unbalanced operation. When a choice can be made, it is best to operate at the higher amplitude end of the recommended range to optimize noise performance.

	 +20dB Gain	 0dB Gain
overload:	>+20dBu	> 0dBu
acceptable:	+20dBu to -2dBu	0dBu to -22dBu
too low (noisy):	<-2dBu	<-22dBu

Overload

The 0db (overload) indicators will light under the following conditions:

- A/D overload
- overload at any point in effects processing
- input level within 1dB of maximum

For example, level buildup from certain reverberation modes can result in overload, even when the input A/D or digital receiver data stream is not at full scale. Such conditions are most often caused by a combination of extreme parameter settings. Adjusting parameter/level settings can eliminate these overload conditions.

Selecting a Digital Input Source

1. Press **Control**.
2. Press **Up** or **Down** until the leftmost digit in the lower lefthand corner of the display is **0**.
3. Turn SELECT to **0.0 Word Clock**, and turn ADJUST to display **Ext: XLR** or **Ext: Coax**, depending on the input you are using.

Setting Input Levels


1. Press **Control**.
2. Press **Up** or **Down** until the leftmost digit in the lower lefthand corner of the display is **0**.
3. Turn SELECT to **0.0 Audio Input Source**.
4. Turn ADJUST to select **Analog: 48kHz** or **Analog: 44.1kHz**.
5. Adjust the front panel INPUT knob so that program material level peaks cause the headroom display to reach the top of the column *without* lighting the overload indicators. An occasional large signal peak causing momentary flashing of the overload indicator is acceptable in most instances, but should be validated by listening to the actual result.
6. Turn ADJUST to select **Dig:**. The display will show any valid digital format which is properly connected to the PCM 91 rear panel digital input.

Setting Analog Output Level

While still in Control mode, turn SELECT to **0.3 Output Level**. The Output Level parameter has two range positions. The appropriate position depends on the level handling capability of the device connected to the analog outputs. Devices capable of handling outputs with peak levels of 18dBu require setting **Output Level** to the **+4dBu** setting. Devices which cannot handle peak levels greater than +4dBu require the **-10dBu** setting.

Configurations

Connection to a mixing console's effects sends



If you will be using a PCM 91 as your primary effects unit, and your system includes a console with one or more auxiliary (effects) sends, connect the PCM 91 as shown above. In most applications, it is preferable to connect the PCM 91 outputs to two of the console's input channel strips, panned full left and right, rather than to the effects returns. This allows the greatest flexibility in routing and equalization.

In this configuration the console controls are used to set the amount of effect heard—the PCM 91's MIX control should be set for 100% wet. To assign a global MIX setting:

1. Press **Control**.
2. Press **Up** or **Down** until **1.x** is displayed in the lower left of the display and **System** is displayed on the upper line.
3. Turn **SELECT** until **System Mix Mode** is displayed on the upper line. **1.1** will be displayed in the lower left.
4. Turn **ADJUST** until the lower line reads:
1.1 * Global
5. Press **Load /*** to show the current global setting of MIX; use **ADJUST** to set it to 100% wet.

You can use Memory cards to store as many as 1000 PCM 91 registers (20 banks of 50 — on a 1 Meg card). Registers stored on a properly formatted card will be recognized whenever the card is inserted, and can be accessed via the front panel **Register Banks** button, exactly as internal registers.


Memory cards can also be used to store "setups" (your system configuration, as set in Control mode). As many as 5 PCM 91 setups can be stored on a card, allowing you to transport not only your effects, but complete PCM 91 environments to another PCM 91. Cards also provide storage for additional program maps and effect chains.

See *Control Mode* Store and Load functions for details on saving setups on a card and reloading them.

Memory cards must be of the following type:

PCMCIA SRAM Memory Card — 68 pin, Type I	
Usable densities:	64 kByte 128 kByte 256 kByte 1 MByte (Cards larger than 1MByte can be used, but the PCM 91 will only make use of 1MByte.)
Access Time:	250 nsec or faster
Conforms to PCMCIA 2.0/JEDIA 4.1. Can use either 8-bit or 8/16-bit bus configuration. Attribute memory can be present, but is not used.	

Memory Cards



Periodic Maintenance

Under normal conditions the PCM91 requires minimal maintenance. Use a soft, lint-free cloth slightly dampened with warm water and a mild detergent to clean the exterior surfaces of the unit.

Do not use alcohol, benzene or acetone-based cleaners or any strong commercial cleaners. Avoid using abrasive materials such as steel wool or metal polish. If the unit is exposed to a dusty environment, a vacuum or *low-pressure* blower may be used to remove dust from the unit's exterior.

Ordering Parts

When ordering parts, identify each part by type, value and Lexicon Part Number. Replacement parts can be ordered from:

Lexicon, Inc.
3 Oak Park
Bedford MA 01730-1441
Telephone: 781-280-0300; Customer Service Fax 781-280-0499
ATT: Customer Service

Returning units for service

Before returning a unit, for warranty or non-warranty service, consult with Lexicon to determine the extent of the problem, and to obtain Return Authorization. No equipment will be accepted without Return Authorization from Lexicon.

If you choose to return a PCM 91 to Lexicon for service, Lexicon assumes no responsibility for the unit in shipment from customer to the factory, whether the unit is in or out of warranty. All shipments must be well packed (using the original packing materials if possible), properly insured, and consigned to a reliable shipping agent.

When returning a unit for service, please include the following information:

- Name
- Company name
- Street address
- City, State, Zip Code, Country
- Telephone number (including Area Code)
- Serial number of unit
- Description of the problem
- Preferred method of return shipment
- Return Authorization #, both inside and outside of package

Please enclose a brief note describing conversations with Lexicon personnel and give the name and telephone number of the person directly responsible for maintaining the unit.

Do not include accessories such as manuals, cables, footswitches, etc. with the unit, unless specifically requested to do so by Lexicon Service personnel.

PCM 91 Specifications

Audio Input	Connectors:	Combined 3 pole XLR and 1/4 inch T/R/S phone jacks (2)
	Impedance:	0 dB/BAL switch position: 100k Ω , balanced -20 dB/UNBAL switch position: 50k Ω , unbalanced
	Levels:	0 dB/BAL switch position: -2 dBu min for full scale, +20 dBu max -20 dB/UNBAL switch position: -22 dBu min for full scale, 0 dBu max
	CMRR:	0 dB/BAL switch position: 50 dB minimum, 10 Hz to 20 kHz
Audio Output	Connectors:	1/4 inch T/R/S phone jacks (2); balanced XLRs, pin 2 "high" (2)
	Impedance:	100 Ω , balanced
	Levels:	+18 dBm, full scale (+4 dBu setting) balanced, unbalanced +4 dBm, full scale (-10 dBu setting)
	Protection:	Relays provided for output muting during power on/off
A/D Performance	Frequency Response:	10 Hz to 20 kHz, ± 0.5 dB
	Crosstalk:	<-65 dB, 10 Hz to 20 kHz
	S/N Ratio:	>102 dB, 20 kHz bandwidth
	THD:	<0.003%, 10 Hz to 20 kHz
	Dynamic Range:	>102 dB, 20 kHz bandwidth
	Delay:	24 samples (0.54 msec for 44.1 kHz, 0.50 msec for 48 kHz)
D/A Performance	Frequency Response:	10 Hz to 20 kHz, ± 0.5 dB
	Crosstalk:	<-80 dB, 10 Hz to 20 kHz
	S/N Ratio:	>98 dB, 20 kHz bandwidth
	THD:	<0.005%, 10 Hz to 20 kHz
	Dynamic Range:	>98 dB, 20 kHz bandwidth
	Delay:	50 samples (1.13 msec for 44.1 kHz, 1.04 msec for 48 kHz)
A/A Performance	Frequency Response:	10 Hz to 20 kHz, ± 0.5 dB
	Crosstalk:	<-55 dB, 10 Hz to 20 kHz
	S/N Ratio:	>96 dB, 20 kHz bandwidth
	THD:	<0.006%, 10 Hz to 20 kHz
	Dynamic Range:	>96 dB, 20 kHz bandwidth

Digital Audio Interface	Connectors:	Coaxial, RCA type (2); Balanced, XLR (2)
	Format:	S/PDIF (IEC-958) consumer and AES/EBU (AES3-1995) professional interface
	Sample Rates:	44.1 kHz, 48 kHz
Internal Audio Data Paths	Conversion:	20 bits
	DSP:	20 bits
External Memory Card	Connector:	Accepts PCMCIA Type I cards, 68 pins
	Standards:	Conforms to PCMCIA 2.0 / JEIDA 4.0
	Card Format:	Supports up to 1MB SRAM (attribute memory not required)
Control Interface	MIDI:	5-pin DIN connectors provided for MIDI IN, THRU, & OUT
	Footswitch:	1/4 inch T/R/S phone jack provided for 2 independent momentary footswitches System detects normal-open, or normal-closed on power up
	Foot controller:	1/4 inch T/R/S phone jack provided for footpedal (100 Ω minimum, 10k Ω maximum impedance)
General	Dimensions:	19.0"W x 1.75"H x 12.0"D (483 x 45 x 305 mm) 19 inch rack mount standard, 1U high
	Weight:	Net: 6.4 lbs (2.9 kg) Shipping: 9.5 lbs (4.3 kg)
	Power Requirements:	100-240 VAC, 50-60 Hz, 35 W, 3-pin IEC power connector
	RFI/ESD:	Conforms to FCC Class B, EN55022 Class B (CE), IEC 801-2, IEC 801-3
	Environment:	Operating temperature: 32° to 104°F (0° to 40°C) Storage temperature: -22° to 167°F (-30° to 70°C) Humidity: maximum 95% without condensation

Unless otherwise noted, all audio specifications assume rear-panel switch set to BAL, input level control is set for unity gain (0dB), and analog I/O connections wired for balanced configuration.

Specifications subject to change without notice.

Performance Verification

Quick Performance Check

This section describes a quick verification of the normal operation of the PCM 91's internal processors and the integrity of the analog and digital audio signal paths. This procedure does not require extensive equipment or removal of the PCM 91 covers.

Diagnostics

Diagnostics

There are two types of PCM 91 Diagnostics: Power Up Diagnostics and Extended Diagnostics. When the PCM 91 is powered up, the unit will automatically run the Power Up Diagnostics to verify proper operation of its internal system, and digital signal processors. When proper operation is confirmed, the unit exits the self-test mode and will briefly display:

Lexicon PCM 91
Version n.nn

This display is followed by the message: **Loading effect...** at which time the last effect used is loaded to the digital signal processors.

The following series of tests will be run automatically:

- Host V40 CPU Test
- ROM Checksum Test
- Host (V40) SRAM Test
- Display Test
- Host (V40) Timer / Counter Test
- Host (V40) Interrupt Test
- Peak Detect Chip Test
- Lexichip DRAM Test (X/Y)
- Host (V40) DRAM Test
- Battery Test
- Audio Data Transfer Reg Test

When the unit is powered on, all front panel switch LEDs and all display pixels are turned on. The display pixels remain on for approximately two seconds, during which time the first four diagnostic tests are run. Once the Display test is completed, the message: **Memory Test** indicates that the rest of the tests are running. After completion of all of the tests, all the headroom LEDs are turned on briefly while the unit is initializing, and the message: **Lexicon PCM 91** is displayed. To access the Extended Diagnostics, simultaneously press and hold down the front panel **Control** and **Tempo** buttons while powering on the PCM 91. Hold down the buttons until the display reads:

PCM 91 Diagnostics
SELECT Test


Detailed descriptions of the Power Up Diagnostics and Extended Diagnostics Tests are given in Chapter 4.

Analog Audio Performance Check

Required Equipment

- Low Distortion Oscillator with single-ended or balanced output, <math><100\Omega</math> output impedance, <math><0,005\%</math> THD.
- Distortion Analyzer and Level Meter with single-ended or balanced input, switchable 30 kHz high pass filter or audio bandpass (20-20 kHz) filter.
- Oscilloscope
- Audio Input Cable with shield and male XLR or 1/4" plug on one end (T/S for single-ended, T/R/S for balanced) and an appropriate connector on the opposite end for connection to Low Distortion Oscillator.
- Audio Output Cable with shield and female XLR or 1/4" plug on one end (T/S for single-ended, T/R/S for balanced) and an appropriate connector on the opposite end for connection to the Distortion Analyzer.
- Two (2) Audio Terminator Plugs, 1/4" with 600 Ω -100k Ω resistor between tip and sleeve (single-ended configurations) or tip and ring (balanced configurations). An extra audio cable with a 1/4" connector at one end may be substituted if a termination plug is not available.

* Note all of the above tests use 1/4 phone jacks. To insure full and proper testing, perform all Audio tests using XLR jacks as well.



Setup 1. Set Input Level

Turn on the PCM 91 on and wait for the Power Up Diagnostics cycle to finish. Load Program **P0 0.0 Deep Blue**.

Press **Edit**. The display should read:

Controls
Mix 100%

Turn **SELECT** to display:

Controls InLvl
FULL

2. Set Audio*Input Source

Press **Control**. The display should read:

Audio *Input Source
0.0 Analog: 48kHz

If 48kHz is not displayed, turn **ADJUST**.

3. Set Output Level

Turn SELECT clockwise to select:

Audio Output Level
0.3 +4dBu

If the Output Level is not set to +4dBu, turn ADJUST.

4. Put PCM 91 into Bypass mode.

Press Down to display:

System *Bypass Mode
1.3 InputMute

Turn ADJUST clockwise until the display reads:

System *Bypass Mode
1.3 Bypass

Press the front panel Bypass button. The LED in the button should light and the message: **Bypass is on** should be briefly displayed.

5. Connect the audio input cable between the Low Distortion Oscillator and the Left input of the PCM 91 and insert terminator plug.

As the PCM 91 automatically routes any audio signal present at either input to both Left and Right inputs, you must insert a terminator plug into the unused input jack to activate only one input channel.

6. Select balanced or unbalanced input switch.

Set the PCM 91 rear panel switch out for input requiring 0dB gain. Push the switch in to test unbalanced input requiring +20dB gain.

7. Connect the audio output cable between the PCM91 Left Output and the Distortion Analyzer.**8. Insert an audio terminator plug into the PCM 91 Right Output jack.**

Check Signal Levels

1. Apply a 1kHz sinewave signal to the left input at +20dBu=7.75Vrms for balanced (0dBu=0.775Vrms for unbalanced).
2. Measure the Left output level:
 - Connect the Oscilloscope to the Monitor jack of the Distortion Analyzer.
 - Set the Analyzer to voltmeter mode
 - Turn the PCM 91 front panel Input Level knob up full (completely clockwise). The signal on the oscilloscope will be clipping.
 - Slowly turn the Input Level knob counterclockwise until the signal is just below clipping. Note this setting as you will be reminded to return to it in the following tests.
3. Switch the Distortion Analyzer back to level and read the Left output measurement. Acceptable levels are between +18.5 and +21.5dBu.
4. On the PCM 91, press **Control** then turn SELECT to display **Output Level**. Turn ADJUST to display **-10dBu**.
5. Measure the Left output again on the Distortion Analyzer. The reading should be between 7.5 and 4.5dBu .
6. Swap the I/O and terminator connectors, reset the PCM 91 **Audio Output Level** to **+4dBu** , and repeat steps 2-5 for the right output .

Frequency Response Measurement

1. Apply a 1kHz +20dBu sinewave signal to the right input of the PCM 91. Turn the PCM 91 front panel Input Level to the position established as being just under clipping .
2. Measure the right output and set the Analyzer for 0dB reference.
3. Turn off all filters on the Analyzer.
4. Sweep the Oscillator from 10Hz to 20kHz.
5. The right output should vary less than ± 0.5 dB, referenced to the 1kHz output level.
6. Swap the I/O and terminator connectors and repeat steps 1-5 for the left output.

1. Apply a 1kHz +20dBu sinewave signal to the left input of the PCM 91. On the Analyzer the only filter used should be in the range of 20Hz to 20kHz of audio bandpass, or 30kHz low pass filters can be used. Turn the PCM 91 front panel Input Level to the position established as being just before clipping .
2. Set the PCM 91 **Audio Output Level** to **+4dBu**.
3. Measure the Left output THD+Noise level on the Analyzer, for a reading of <0.008 %
4. Swap the I/O and terminator connectors on both inputs and outputs and measure THD+Noise level for the right output <0.008 %

THD+N Measurement

1. Apply a 1kHz +20dBu sinewave signal to the right input of the PCM 91. Turn the PCM 91 front panel Input Level to the position established as being just before clipping .
2. Set Analyzer to dB Ratio and zero it for a reference level. Turn off the oscillator output and measure the right output. The reading should be greater than a 90dB ratio.
3. Swap the I/O and terminator connectors and repeat on the left output.

Signal To Noise Ratio

The following two tests confirm the PCM 91 S/PDIF and AES/EBU digital input and output ports.

Digital I/O Test

S/PDIF Test

The S/PDIF circuit is verified with an on-board wraparound test in the Extended Diagnostics.

1. Connect an RCA cable between the PCM 91 S/PDIF IN jack and the S/PDIF OUT jack.
2. Press and hold the front panel **Control** and **Tempo** buttons while powering up the PCM 91. Continue to hold down the buttons until the display reads:
PCM 91 Diagnostics
SELECT Test
3. Turn SELECT until the display reads: **Dig Aud IO Wrap Test**
4. Press **Load**. The lower half of the display should read: **WAIT! Executing Test**

If the test passes the display will read: **PASSED**. If it fails the display will read: **FAILURE**.

AES Test

The following test, which verifies the AES/EBU ports, requires a second PCM 91, or another device that can transmit and receive AES/EBU formatted signals.

1. Place the two devices one on top of the other. Connect power to each and power on.
2. Attach XLR cables between the AES/EBU inputs and outputs of both units.
3. On the PCM 91 you are testing, press **Control** and select

**Audio*Word Clock
Analog: 44.1kHz**

4. Turn ADJUST to change the display to:

**Audio*Word Clock
Ext:XLR Prf 44.1**

This verifies that the PCM 91 under test is receiving a 44.1kHz digital signal from the other device.

5. To test the 48kHz path, set the transmitting device to 48kHz. The PCM 91 display should read:

**Error:Lock
(Press any button)**

6. Press any button on the PCM 91 front panel to have the PCM 91 attempt to lock to the incoming signal. If lock is successful, the PCM 91 display should read:

**Audio*Word Clock
0.0 Ext:XLR Prf 48**

**Footpedal
Functionality**

Before performing this test, press **Control**. Use **Up** and **Down** and **SELECT** to locate matrix position **1.0 Edit Mode**. Use ADJUST to set the mode to **Pro**.

1. Connect a footpedal to the PCM 91 rear panel Foot Controller connector.
2. Press **Program Banks** to select Bank **P0**. Turn **SELECT** to display:

Halls:	Orchestral
P0 0.0	Deep Blue

3. Press **Load/*** to load **P0.0 Deep Blue**.
4. Press **Edit**. The display should read:

Controls	Mix
S.O	100%

5. Press **Up** until the display reads:

Patch 0	*Src
Int	Adjust

6. Turn ADJUST counterclockwise until the display reads

Patch 0	*Src
Int	Footpedal

7. Press **Load/*** to display:

Patch 0	*Dst
Time	Mid Rt

8. Turn ADJUST counterclockwise to display:

Patch 0 *Dst
Controls Mix

9. Press **Down** until the display reads:

Controls Mix
S.0 24%

10. Press the footpedal up and down and verify that the wet value goes between 24 and 87%

1. Connect a dual footswitch with a 1/4" tip-ring-sleeve plug into the PCM 91 rear panel Footswitch connector. These tests can also be done with a single footswitch with a mono 1/4" tip-sleeve plug inserted half-way in to test Footswitch 1, then inserted completely to test Footswitch 2.
2. Press **Control**. Use **Up** and **Down** and SELECT to locate matrix position **1.3 * Bypass Mode**.
3. Press **Load/*** to display the parameter **Bypass Src**.
4. Use ADJUST to select **Foot Sw 1**.
5. Press the first footswitch. The Bypass light should toggle from off to on, or on to off.
6. Use ADJUST to select **Foot Sw 2**.
7. Press the second footswitch. The Bypass light should toggle from off to on, or from on to off.

Footswitch Functionality

After finishing this test, use ADJUST to select **Off** (and leave Bypass in its Off default state).

Required Equipment

- Clean, antistatic, well lighted work area
- Low Distortion sine wave oscillator
- Headphone Amplifier
- (4) 1/4" to 1/4" stereo phone plug cable (3 ft. minimum)
- Two 1/4" female to 1/4" male Y-adaptor cables
- Stereo Headphones

Listening/Q.C.

Setup

1. Use two audio cables and a Y-adaptor to connect the output of a low distortion sine wave oscillator to the left and right audio inputs of the PCM 91.
2. Use 2 cables to connect the headphone amp inputs to the PCM 91 outputs.
3. Set the oscillator to 220Hz at -45dBV.
4. Turn the volume control on the headphone amplifier all the way to minimum (fully counterclockwise) and plug in the headphones.

5. Set the Input Level switch on the rear panel of the PCM 91 to the IN position (-20dB).
6. Power up the PCM 91. Press **Program Banks** repeatedly to select Program Bank 0 (**P0**).
7. Turn the SELECT knob to display:
 - Hall: Orchestral**
 - P0 0.0 Deep Blue**
8. Press **Load/***. (Make sure **Bypass** is OFF.)

Verify Clean Audio

1. Put the headphones on.
2. Set the PCM 91 INPUT control fully clockwise.
3. Slowly increase the volume on the headphone amplifier until it's at a comfortable listening level.
4. Adjust INPUT over its entire range.
5. Verify that no pops, clicks or scratchiness are heard when turning the pot.
6. Adjust PCM 91 INPUT so the peak level just turns on the -6dB (yellow) headroom LED.
7. Adjust the volume on the headphone amplifier to a comfortable listening level.
8. Mute and unmute the signal source at different frequencies. Carefully listen to the outputs for grossly unusual noise, audible distortion or other gross audio irregularities through entire decay time of the reverb.

Shock Test

1. Lift each corner of PCM 91 four inches off of the workbench and drop.
2. Verify that no audio or display intermittents are caused by this action.

**KEEP ONE CORNER OF UNIT TOUCHING THE BENCH AT ALL TIMES
TO PREVENT DAMAGE TO THE UNIT**

MIDI Functionality

PCM 91 Extended Diagnostics will verify the integrity of the MIDI circuit function.

1. Plug one end of a MIDI cable into the PCM 91 rear panel MIDI IN jack and the other end into the MIDI OUT jack
2. Power up the PCM 91 while pressing **Control** and **Tempo**. Continue pressing both buttons until the display reads:
 - PCM 91 Diagnostics**
 - SELECT Test**
3. Turn SELECT clockwise until the display reads: **MIDI Test**.
4. Press **Load/*** to display: **WAIT: Executing Test**. If the test runs successfully, **PASSED** is displayed.

Troubleshooting

Diagnostics

The PCM 91 contains two types of diagnostics: Power Up Diagnostics and Extended Diagnostics. Power Up Diagnostics are executed automatically on system power up. Extended Diagnostics are accessed by powering up the PCM 91 while holding down the front panel **Control** and **Tempo** buttons. Release the buttons when the display reads:

PCM 91 Diagnostics SELECT Test

To facilitate interpretation of diagnostic results, the diagnostic operating system is kept as simple as possible, and the watchdog timer is inoperative.

Power Up Diagnostics are automatically executed on power up. Before any tests are executed, all front panel switch LEDs are turned on. These remain on until all Power Up Diagnostics are completed. If all tests pass, the display will read: **Lexicon PCM 91...** . If any test fails, an error message such as **E8** will be displayed and the 0dB headroom LED will light to indicate the failure. (The lighting of headroom LEDs in addition to 0dB are explained in detail later in this document.)

Power Up Diagnostics

As the Power Up Diagnostics begin, all display pixels will be turned on for approximately two seconds while the first four tests are executed. Following the Display test (4), the message:

Memory Tests



is displayed for the duration of the remaining tests. Power Up Diagnostics take approximately 25 seconds to run. If the unit is being turned on for the first time, following reinitialization, a more thorough and more time consuming memory test will be performed. You can elect to have this extended version of the Power Up Diagnostics run by pressing the front panel **Compare** button prior to power on. This extended version takes approximately 45 seconds to run. All error messages for normal and extended Power Up Diagnostics are identical.

Test codes which are binary numbers representing each test are displayed on the headroom LEDs just before each test is executed to allow identification of failed tests if the unit hangs or crashes during the test. The following is an example of a test code on the headroom LEDs:

0dB	■	■	0dB LED on to indicate failure
6	■	■	MSB
2	□	□	
18	□	□	
24	□	□	LSB

Binary Code 8 (1000) Lexichip DRAM Test. While this, or any other, test is being executed, the front panel display will read: **Memory Tests**.

The following table shows the Power Up Tests in the order in which they are executed, along with the corresponding test codes, error messages and failure codes. Hexadecimal numbers representing failure codes are stored in an Error Log, described later in this section.


Test	Error Message	Error Log # (Hex)
1 Host V40 CPU Test	E1	01
2 ROM Checksum Test	E2	02
3 Host (V40) SRAM Test	E3	03
4 Display Test	E4	04
5 Host (V40) Timer/Counter Test	E5	05
6 Host (V40) Interrupt Mask Test	E6	06
7 Peak Detect Chip Test	E7	07
8 Lexichip DRAM Test (X/Y)	E8	08
9 Host (V40) DRAM Test	E9	09
10 Battery Test	Replace Battery Soon	0A
11 Audio Data Transfer Reg Test	E11	0B
NA Undetermined Error*	NA	FF

*Undetermined Errors (FFH), occur when the V40 (U46) CPU tries to load code from the V40 ROM to the Slave Z80 SRAM and to the Lexichip. This failure indicates a faulty link between the Host and the Z80 bus.

The Lexichip DRAM and the Host DRAM tests are simultaneously executed by independent CPUs to shorten the total Diagnostics execution time.

Diagnostic Failures

Failures cause the red 0dB LEDs to turn on, and a binary error code to be displayed on both headroom LED columns. The LED error codes are 4-bit binary numbers with the -24dB LED representing the LSB, and the yellow -6dB LED representing the MSB as shown below.



Binary Code 8 (1000)

This code indicates failure of the Lexichip DRAM Test. In addition to the headroom display, a number is displayed on the front panel to indicate which test failed. For example, **E8** indicates that the Lexichip DRAM test failed. Information about the failure is stored in an error log file in SRAM for future analysis.

Failure of any test will halt the test series. To continue to the next test, press **Load/***. The unit will proceed to the next test and halt again. Continuing to press **Load/*** after each test will allow you to finish executing the Power Up Diagnostics but the system will not become operational. At this point, you have three options:

1. Press **Load/*** again to continue the power cycle. (This option is not available if the CPU test has failed.)
2. If failure occurred in the CPU, ROM or SRAM test, press **Down** to enter a special diagnostic test loop which walks ones and zeros through the Address and Data bus. (For more information about the diagnostic test loop, refer to the description of the Host V40 CPU Test.
3. After pressing **Load/***, you can access the Extended Diagnostics error log. (See Error Log and Failure Viewing Mode.)

NOTE: CPU test failures are not stored in the error log. Failures of the ROM and SRAM tests are not stored unless **Load/*** is pressed to progress beyond the SRAM test. Depending on the seriousness of the problem, data may not be stored or the unit may crash.

If the unit hangs during Power Up Diagnostics, it will generally be during a test execution with no display error message or LED indicator. Although the headroom binary code will indicate a test code, do not depend on this for verification of the problem.

Bypassing the Diagnostic Failure Lockup

If problems arise during the Power Up Diagnostics cycle, the unit will not boot into the main system. Pressing **Load/*** will display the message:

**DIAGNOSTIC FAILURE
OCCURRED**

Simultaneously press **Control** and **Tempo** to access the Extended Diagnostics. The display will show:

**PCM 91 Diagnostics
SELECT Test**

Simultaneously press **Up** and **Tempo** to display:

**WARNING!
DO NOT CONTINUE**

Simultaneously press **Down** and **Tap** to bypass the failure message and continue the boot sequence.

**Bypassing error messages can result in excessive speaker excursion
and/or loss of user register data.**

Error Log and Failure Viewing Mode

All failures that occur are recorded in a 20 record ring buffer (First In First Out — FIFO) called the Error Log. From the Extended Diagnostics, turn SELECT or press **Up** or **Down** until the display reads: **Show Error Log**, then press **Load/*** to access an error log as shown.

XXXXXXXX YYYYYYYY
AAAAAAA TT

Each record in the log consists of 5 elements, represented above as #, X, Y, A and T.

A test number, which identifies which test failed.

X The tested value. For example, in the case of a Host DRAM Test failure, the value 000000AA might indicate that the CPU wrote that pattern to the DRAM. A value of 00000000 could indicate that the CPU tried writing all zeros to the DRAM, or it could mean that the value is not applicable for the type of failure that occurred, such as timeout failure.

Y The failed value. In the case of a Host DRAM Test failure, the value 0000002A might indicate a problem with bit 7 on the Host Data Bus, or a possible problem with the DRAM. A value of 00000000 could mean that the value is not applicable for the type of failure that occurred, such as timeout failure.

A Address/location where failure occurred. In case of a Host DRAM Test failure, the address might be 00000000 which is where the DRAM is located. A value of 00000000, could also indicate mean that the value is not applicable for the type of failure that occurred, such as timeout failure.

T Type of failure. In the case of a Host DRAM Test, 01 would indicate a data type of failure. (Refer to failure code descriptions in the next section.)

The first log entry will be the last error which occurred. Pressing **Up** or **Down** will scroll backward through the 20 failure records. Press **Load/*** to exit the error log.

Note: Accessing the error log when a failure occurs involves less risk of destroying user registers or crashing the unit than continuing the boot cycle.

The following table shows failure types (T). Remember that CPU failures are never be stored, as the unit will suspend operation due to the seriousness of the problem. ROM and SRAM failure information will not be stored unless the SRAM test is been completed.

Error Log Failure Codes

Display	Hex	Description
0	00H	Unknown / No failure
1	01H	Data failure (Indicates that failure happened, for example during RAM Data test)
2	02H	Address failure (Indicates that failure happened during RAM Address test)
3	03H	Timeout failure (Occurs if there is no response from the co-processor or if a test is taking too long.)
4	04H	No RAM size information available
5	05H	Wrong RAM size
6	06H	Data transfer failure
8	08H	CPU failure
9	09H	Slave Z80 loading the Lexichip WCS failed
10	0AH	Data transfer to Slave Z80 SRAM failure
12	0CH	MIDI Test timeout failure, Transmit buffer didn't get emptied*
13	0DH	MIDI Test timeout failure, Receive buffer didn't get filled*
14	0EH	MIDI Test data transfer error detected by the Serial Control Unit*
15	0FH	MIDI Test transmitted data vs. received data mismatch*
16	10H	MIDI Test Transmit interrupt failed*
17	11H	MIDI Test Receive interrupt failed*
18	12H	PCMCIA Card Test, No card installed*
19	13H	PCMCIA Card Test, Write Protect is on*
20	14H	PCMCIA Card Test, Backup battery voltage is too low*
21	15H	PCMCIA Card Test, Bank switching failed*
22	16H	PCMCIA Card Test, Attribute register failed*
23	17H	PCMCIA Card Test, Transferring code from card to DRAM failed*
24	18H	Foot controller ADC test failed (Requires special test fixture)*
25	19H	Watchdog Timer Test failed, timed-out too soon*
26	1AH	Watchdog Timer Test failed, failed to time-out*
28	1CH	Stack failure during Watchdog Timer test (Software related)
29	1DH	The Z80 did not initialize the mailbox and has likely crashed*
30	1EH	48 kHz Word Clock frequency is too high*
31	1FH	48 kHz Word Clock frequency is too low*
32	20H	44.1 kHz Word Clock frequency is too high*
33	21H	44.1 kHz Word Clock frequency is too low*
39	27H	The Digital Audio Receiver is locking to a data stream that shouldn't be there
40	28H	The Digital Audio Receiver is detecting a word clock frequency outside the 48kHz +/- 400 PPM tolerance. Note: The receivers reference clock is the 48kHz crystal oscillator for the transmitter chip
41	29H	The Digital Audio Receiver is detecting a word clock frequency outside the 44.1kHz +/- 400 PPM tolerance. Note: The receivers reference clock is the 48kHz crystal oscillator for the transmitter chip
42	2AH	The Digital Audio Receiver is detecting Professional Audio coming in instead of Consumer
432	40H	The Digital Audio Receiver detected an error by setting the ERF signal high
44	41H	The Digital Audio Receiver detected a Validity error
45	42H	The Digital Audio Receiver detected a Confidence error
46	43H	The Digital Audio Receiver detected a Slip Sample error
47	44H	N/A (The Digital Audio Receiver detected a CRC error)
48	45H	The Digital Audio Receiver detected a Parity Error
49	46H	The Digital Audio Receiver detected a Bi-Phase Error
50	47H	The Digital Audio Receiver detected a No Lock Error

* Tests residing in the Extended Diagnostics. Note that the failure codes are different for the Host (V40) Timer/Counter Test.

**Power On Diagnostics
Active Buttons**

During the power up test sequence, the front panel buttons are scanned. These buttons must be pressed when the PCM 91 is powered on and released when all the front panel display pixels are turned off.

Press	Action Taken
Up and Bypass	Bypasses some of the diagnostics and speeds up the boot cycle — reduces the boot cycle by 5 seconds.
Compare	Initiates extensive Lexichip DRAM (X&Y) and Host DRAM tests. This test will take about 45 seconds (approximately 20 seconds longer than the normal diagnostics test sequence).
Up and Control	Loops the diagnostics test sequence until the unit is turned off.
Control and Tempo	<p>Activates the Extended Diagnostics. Displays the message:</p> <p style="text-align: center;">PCM 91 Diagnostics Select Test</p> <p>Pressing these buttons when a ROM or SRAM test failure occurs will activate the Extended Diagnostics.</p> <p>WARNING! Depending on the seriousness of the failure, data stored in the registers could be lost if you opt to ignore the failure message and continue.</p> <p>In order for the Extended Diagnostics to work, certain parts of the system (V40-CPU, ROM, SRAM, Host DRAM, and card interface) must be working. Press Control and Tempo when the message: DIAGNOSTIC FAILURE OCCURRED is displayed to access Extended Diagnostics.</p>
Up and Tempo	<p>Pressed when the message: DIAGNOSTIC FAILURE OCCURRED is displayed to ignore the error message.</p> <p>WARNING! Bypassing this error message is not recommended.</p> <p>Press Control and Tempo when the message: DIAGNOSTIC FAILURE OCCURRED is displayed to access Extended Diagnostics.</p>
Load/*	Ignores a failure and continues the boot cycle
Down	Available when the V40 CPU, ROM and/or SRAM tests fail, activates a special test that keeps the Host Data and Address bus active.
Down and Tap	<p>Initializes PCM 91 to factory settings.</p> <p>WARNING! This action erases the user setup and the diagnostic failure log by clearing the memory (SRAM).</p> <p>The Message: WARNING! Press STORE to clear the SRAM is displayed. Press Store to clear memory and display the message: SRAM Cleared /Press any button to continue. Pressing any button reboots the system. Pressing any button other than Store will display the message: SRAM Clear cancelled, and the already started boot cycle will continue without clearing the memory.</p>

Power Up Diagnostics Test Descriptions

1 Host V40 CPU Test

This test verifies if there are any stuck CPU register bits. The V40 (U34) Host processor tries to pass the value 55AAH through its internal registers. In second pass, the data is inverted to AA55H and passed through the registers. If an error is detected, an attempt is made to write an error code to the front panel headroom LEDs and the boot cycle will be halted.

Before the test is executed, the following binary code is displayed on the headroom LEDs:

6	<input type="checkbox"/>	<input type="checkbox"/>	MSB
12	<input type="checkbox"/>	<input type="checkbox"/>	
18	<input type="checkbox"/>	<input type="checkbox"/>	
24	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	LSB

If failure occurs, the 0dB (red) LEDs are turned on in an addition to the binary code.

If a CPU error occurs, pressing **Down** will enter the test loop. In addition to reading data from the ROM, the V40 writes a walking "1" value to location 0000H in the SRAM. (Mapped to B0000H). By using an oscilloscope and triggering on the HMWR/ pulse, verify that all the data lines are connected to all the devices and that there are no shorts. If there is a problem with the data bus and/or the address bus between the V40 CPU and the ROM, the unit will not boot at all.

A walking "1" test on the address bus is performed by rotating a "1" through the CPU registers and reading the location pointed to by these registers. If the CPU registers used by this test are broken, the test will not work as intended.

Given the gravity of a CPU error, it is doubtful that the program will reach the test loop. The only way to exit the test loop is by power cycling the unit.

No failure log is generated or stored.

2 ROM Checksum Test

The ROM checksum, which is a byte size value, is located as the last byte in the ROM (U55). The test adds up the entire ROM including the Checksum byte. The result should be 0 (8 bit value.)

6	<input type="checkbox"/>	<input type="checkbox"/>	MSB
12	<input type="checkbox"/>	<input type="checkbox"/>	
18	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
24	<input type="checkbox"/>	<input type="checkbox"/>	LSB

Pressing **Load/*** in response to a ROM checksum test failure will allow you to proceed to the next test. The failure will not be stored in the error log until just before the Display Test is executed.

Pressing **Control** and **Tempo** to access Extended Diagnostics is a risk as a checksum error indicates that the program in the ROM is wrong or that a problem exists with some of the address lines. Therefore, the diagnostic system may or may not work and may destroy the user registers. Note that no data other than the test number is stored in the failure log.


Pressing **Down** will start executing the same test loop described in the CPU test. The unit must be power cycled to exit the test loop.

Failure log:

Test number	2
Tested value	N/A
Failed value	N/A
Address/location	N/A
Type of failure	N/A

3 Host (V40) SRAM Test

This SRAM test does not touch the volatile SRAM area (where register and other system information is stored). It does nondestructive testing in the first 4k of the SRAM (U54). The nondestructive test reads one location and stores it in a CPU register. Then it does a walking "1" test at that location followed by a walking "0" test at the same location. The test location is incremented by one until the end of the diagnostic SRAM area is reached. Since the SRAM is used as a temporary stack until the DRAM has been proven OK, a destructive counting test is done on the area where the temporary stack is located (approx. the first 200H bytes) The stack is not used until after the SRAM Test to ensure address independence in the temporary stack area.



Pressing **Load/*** in response to an SRAM test failure will allow you to proceed to the next test. The failure will not be stored in the error log until just before the Display Test is executed.

Pressing **Control** and **Tempo** to access Extended Diagnostics is a risk as the program stack is probably not operational. Therefore, the program will crash is likely to destroy the user registers. Note that no data other than the test number is stored in the failure log.

Pressing **Down** will start executing the same test loop described in the CPU test. The unit must be power cycled to exit the test loop.

Failure log:

Test number	3
Tested value	N/A
Failed value	N/A
Address/location	N/A
Type of failure	Address or Data

4 Display Test

This test checks the display busy bit (DISPBSY at U33 pin 9) by writing a "reset" display command to the display. The test verifies if the display busy signal is activated and then deactivated again. If that doesn't take place, a failure is reported. Maximum busy time is specified as 45µs.

6	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	MSB
12	<input type="checkbox"/>	<input type="checkbox"/>	
18	<input type="checkbox"/>	<input type="checkbox"/>	
24	<input type="checkbox"/>	<input type="checkbox"/>	LSB

Error information is stored in the failure log automatically when failure occurs. Press **Load/*** to proceed to the next test.

Failure log:

Test number	4
Tested value	N/A
Failed value	N/A
Address/location	N/A
Type of failure	N/A

5 Host (V40) Timer / Counter Test

The timer/counter test checks the 3 V40 (U34) internal counters, verifying that the status registers and the count registers don't have any stuck bits.

6	<input type="checkbox"/>	<input type="checkbox"/>	MSB
12	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
18	<input type="checkbox"/>	<input type="checkbox"/>	
24	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	LSB

NOTE: Failure of this test has a totally different meaning than in other tests. See below.

Failure log:

Test number	5
Tested value	N/A
Failed value	N/A
Address/location	N/A
Type of failure	Bit 0 = Timer 0 Status test failed if 1 Bit 1 = Timer 1 Status test failed if 1 Bit 2 = Timer 2 Status test failed if 1 Bit 4 = Timer 0 Counter test failed if 1 Bit 5 = Timer 1 Counter test failed if 1 Bit 6 = Timer 2 Counter test failed if 1

6 Host (V40) Interrupt Mask Test

This test is limited to the internal V40 (U34) interrupt controller mask register. The register will be tested by a marching "1" and a marching "0" test.

6	<input type="checkbox"/>	<input type="checkbox"/>	MSB
12	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
18	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
24	<input type="checkbox"/>	<input type="checkbox"/>	LSB

Failure log:

Test number	6
Tested value	Expected written data
Failed value	Actual read back value
Address/location	N/A
Type of failure	N/A

7 Peak Detect Chip Test

This tests the Peak Detect Chip (U15 DSP) by writing audio data sequences to it via Lexichip X. Peak information is checked via Slave Z80 X as well as the host.

This test checks the four Peak Accumulation Registers of the Peak-Detect Chip: PAR0, PAR1, PAR2, and PAR3. Several groups of value sequences are written to each of the Peak Accumulation registers. Both positive peaks and negative peaks are checked. If an error occurs, expected and actual data values are displayed. Also the address field displays which Peak Accumulation Register failed.

6	<input type="checkbox"/>	<input type="checkbox"/>	MSB
12	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
18	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	
24	<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	LSB

Error information is stored in the failure log automatically when a failure occurs. Press **Load/*** to proceed to the next test.

Failure Log:

Test Number	07
Tested Value	Expected data written
Failed Value	Actual value read
Address/location	0=Peak Accumulation Register 0 failed 1=Peak Accumulation Register 1 failed 2=Peak Accumulation Register 2 failed 3=Peak Accumulation Register 3 failed

8 Lexichip X and Y DRAM Test

This tests the 256Kx20 DRAM of Lexichip X and of Lexichip Y respectively. Lexichip X's DRAM is implemented with a 256Kx16 DRAM (U12 DSP) for the 16 most significant audio data bits, and a 256Kx4 DRAM (U8 DSP) for the 4 least significant audio data bits. Lexichip Y's DRAM is implemented with a 256Kx16 DRAM (U27 DSP) for the 16 most significant audio data bits, and a 256Kx4 DRAM (U28 DSP) for the 4 least significant audio data bits. If there is a DRAM chip or connectivity failure, the error information logged by this test should isolate the problem.

This test is primarily performed by Slave X Z80. Data writing and fetching is performed by the Lexichip X from which data is passed from and to the Slave Z80 respectively. The Host V40 CPU is responsible for loading this test code to the slave Z80, and for logging test results.

To save test time, the Lexichip X DRAM test and the Lexichip Y DRAM test are started at the same time. While they are running, the host also concurrently executes the Host DRAM test. After that, error checking is then done for the Lexichip X DRAM test first, then for the Lexichip Y DRAM Test.

6	■	■	MSB
12	□	□	
18	□	□	
24	□	□	LSB

Error information is stored in the failure log automatically when a failure occurs. Press **Load/*** to proceed to the next test.

The following two Headroom LED display codes indicate the status of the Lexichip X & Y DRAM Test:

- DRAM Test Running
- DRAM Test Failure

Error information is stored in the failure log automatically when a failure occurs. Press **Load/*** to proceed to the next test.

Failure Log:

Test Number	08
Tested Value	Expected data written
Failed Value	Actual value read
Address/location	Address of first bad location

The most significant bit indicates whether it was Lexichip X DRAM or Lexichip Y DRAM that failed.

Specifically:

- 0xxxxxxx indicates that Lexichip X DRAM failed
- 8xxxxxxx indicates that Lexichip Y DRAM failed
- Type of Failure Various

9 Host (V40) DRAM Test

The Host DRAM test is executed by the V40 (U34) CPU while it is waiting for the other CPUs to complete their respective DRAM tests. As with the other DRAM tests, two versions are available. A simpler and quicker version is executed under normal conditions. The other version, which is more thorough and more time consuming, is initiated : when the unit is powered on for the first time in manufacturing, when **Compare** is pressed during power-on, or when the SRAM has been cleared.

6	■	■	MSB
12	□	□	
18	□	□	
24	■	■	LSB

Error information is stored in the failure log automatically when a failure occurs. Press **Load/*** to proceed to the next test.

Failure log:

Test number	9
Tested value	Expected written data
Failed value	Actual read back value
Address/location	Address of first bad location
Type of failure	Various

10 Battery test

The Host CPU reads the battery low indicator and, if there is a "low" reading, the information is saved for the main operating system which takes care of informing the user of low battery status. The boot cycle is not discontinued on a low battery condition. More than one reading is done because there is no hysteresis built into the monitoring circuitry. When the battery voltage is close to the trigger level of the comparator, the comparator could start oscillating.

6	■	■	MSB
12	□	□	
18	■	■	
24	□	□	LSB

No failure log is generated or stored but, after the power up diagnostic sequence is completed, the display will read:

Replace Battery Soon
(Press any button)

11 Lexichip Audio Data Transfer Register Test

This tests the integrity of the audio data transfer registers between Lexichip X and Lexichip Y. Test patterns are written and checked in each direction, from X to Y, and Y to X. The Lexichip X passes data patterns sourced by Slave Z80 X to the X-to-Y Transfer Registers, and they are read by Lexichip Y and finally checked by Slave Z80 Y. Similarly, Lexichip Y passes data patterns sourced by Slave Z80 Y to the Y-to-X Transfer Registers, and they are read by Lexichip X and finally checked by Slave Z80 X. Error information is passed to the host V40 to display test information.

Error information is stored in the failure log automatically when a failure occurs. Press **Load/*** to proceed to the next test.

Failure Log:

Test Number	0BH
Tested Value	Expected data written
Failed Value	Actual data read
Address/location	Address of first bad location

The most significant bit indicates whether it was X-to-Y or Y-to-X Transfer Register that failed. Specifically:

0xxxxxxx indicates that X-to-Y Transfer Register failed
 8xxxxxxx indicates that Y-to-X Transfer Register failed
 Type of Failure: Various

The Extended Diagnostics Tests and Troubleshooting Tools are accessed by powering up the PCM 91 while holding down the **Control** and **Tempo** buttons on the front panel. Release the buttons when the display reads:

Extended Diagnostics

PCM 91 Diagnostics SELECT Test

Turn SELECT to scroll through the tests and tools listed below. Press **Load/*** to enter the test.

- Encoder Test
- Switch Test
- LED Test
- Display Char Test
- Display Block Test
- PCMCIA Card Test (#0DH)
- Auto Test Execution
- Foot Cntrl. ADC Test (#0EH)
- MIDI Test # (0CH)
- Slave Z80 SRAM Test (#14H)
- Watchdog Timer Test (#0FH)
- Word Clock Select Tst (#10H)
- Slave To Host Interrupt Test (#16H)
- Digital Audio I/O Through
- Infinite Test Loop
- Show Error Log
- Clear Error Log

The following tests require technician interaction and judgment. No test number is assigned as these tests do not generate error messages stored in the Error Log File.

- Encoder Test (the ADJUST and SELECT knobs are only used)
- Switch Test
- LED Test
- Display Char Test
- Display Block Test

Extended Diagnostics Test Descriptions

Encoder Test

This test verifies the operation of the front panel encoders (ADJUST and SELECT) including correct sequence and ID. The test displays the encoder name and the bit pattern status of the encoders. It also displays a cumulative value which increments or decrements depending on the rotational direction. Press **Load/*** to exit the test.

Switch Test

This test verifies the operation of the twelve front panel buttons, and the two rear panel footswitch and two audio output jacks. Two 1/4" phone plugs should be connected to the audio output jacks during this test. If phone plugs are not connected to these jacks, the bottom half of the display will read **Single Aud Out Jack** when no switches are being tested.

When a button or a footswitch is pressed, the bottom half of the display will read **Pressed** next to the button name. When the button is released, the display will read **Press Any Button**. The same approach is used for the Footswitches. When either or both of the phone plugs are removed from the audio output jacks, the bottom half of the display will read **Single Aud Out Jack**. This verifies that the mono audio output feature is working.

To exit the test, press and hold down **Load/*** for five seconds or until the display goes blank.

LED Test

This test verifies operation of all the LEDs (D101-122). When the test is first executed, all the headroom and button LEDs are lit. Turn ADJUST clockwise, or press **Up** to individually light each LED. After testing the **Bypass** LED (when testing in a clockwise sequence) no LEDs are lit. Turn ADJUST one more position clockwise to light all LEDs again. Turn ADJUST counterclockwise or press **Down** to reverse the sequence. Press **Load/*** to exit .

Display Character Test

This test displays a single character at each of the 40 display character positions. The character displayed can be changed by turning ADJUST or pressing **Up** or **Down**. All of the letters in the alphabet and some other ASCII characters are available. The point of this test is to provide a display that allows the technician to easily pick out display problems and to control the activity on the driver lines for easier troubleshooting. Press **Load/*** to exit .

Display Block Test

This test turns on all the pixels of a single display character with all of the other characters off. When ADJUST is turned, or **Up** or **Down** is pressed, the lit character increments or decrements, effectively walking the block. When the position jumps from the last position to the first, or vice-versa, the display is filled with a block character. This is another tool for checking and troubleshooting the display. When used in conjunction with the character test, most display problems can be easily identified and debugged. Press **Load/*** to exit .

PCMCIA Card Test (0D)

This test requires a 1 Meg card with Attribute Register. The test verifies that all the Data lines (D0-D7), all the Address lines (A0-A15, CA16-CA19) and control lines work as intended. The test does not verify the card itself.

Turn SELECT to display **PCMCIA Card**. Press **Load/*** to enter the test. Verify that the display reads:

**PCMCIA Card Test
INSTALL Test Card**

Install a memory card in the PCM 91, Press **Load/*** and verify that the display reads: **Passed**.

If there are problems with any of the control lines, the display will indicate what test has failed, and the test will not continue until the problem has been repaired. Press **Load/*** to discontinue testing. Once testing is completed, remove the Memory Test Card from the Memory Card Slot.

Error report:

Test number	(0DH)
Expected data	8 bits
Actual read data	8 bits
Address location	20 bits, shows where failure occurred if applicable

Type of failure (data, address, control signals)

Auto Test Execution

This automatic test series requires a MIDI Cable connected between PCM 91 MIDI OUT and MIDI IN and a special Foot Controller Test Fixture (Lexicon part #770-08508) connected to the Foot Controller Input Jack.

The following tests are run:

- Foot Cntrl. ADC Test (0EH)
- MIDI Test (#0CH)
- Slave To Host Interrupt Test (#16H)
- Watchdog Timer Test (0FH)
- Word Clock Select Tst (#10H)
- Slave Z80 SRAM Test (#14H)

If a failure occurs, the Auto Execution Test will halt on the test that failed, display the name of the test on the top half of the display and display **Failure** on the bottom half of the display. Pressing **Load/*** will allow the test series to continue, but the **Failure** message will remain on the bottom half of the display during the remaining tests.

Foot Cntrl. ADC Test (#0EH)

This test is performed with the custom Foot Controller Test Fixture (described at the end of this section) to verify ADC804 (U23). The test checks out only the Foot Pedal Controller (J11) and must be run with the test fixture or comparable circuitry. (Running this test without the fixture will cause an error message to be displayed just as though the test had failed. When the error message is displayed, press **Load/*** to continue.)

The Foot Controller Test Fixture contains an LFO to sweep the controller input from its minimum value (0VDC) to its maximum voltage (+5VDC) then back to its minimum. The ADC test analyzes the data generated by the ADC chip during the sweep and confirms that the chip accurately reports the voltage to the CPU: When the sweep (from minimum to maximum to minimum) has been completed successfully, the display will read: **PASSED**.

Error report:
 Test number (0EH)
 Expected data N/A
 Actual read data N/A
 Type of failure (ADC Test Failed 03H, 18H)

Press **Load/*** to exit.

MIDI Test (#0CH)

This verifies the functionality of the MIDI input and output circuit. The test transmits data to the MIDI OUT jack and attempts to read the data at the MIDI IN jack. The first stage of the test is done by sending data through the Transmitter and then polling the receiver until data sent is received. This happens a number of times. The correctness of the data is also verified. The second stage of the test relies on the MIDI interrupt (internal to the V40) working satisfactorily.

NOTE: Each stage is repeated 255 times and the data transmitted error value is the actual counter value. Thus, it is possible to determine from the failure log how many bytes were transmitted successfully before failure occurred.

Error report:
 Test number (0CH)
 Transmitted Value 8 bit data sent out
 Received Value 8 least significant bits data received
 8 most significant bits indicate the status of the SCU status register
 Address N/A
 Type of failure Transmit, receive, interrupt, data, timeout

Slave Z80 SRAM Test (#14H)

This is a standard memory test that writes 55 (hex) into all memory locations, then reads them back to verify the correctness of the data. The procedure is repeated with AA, FF and 00. 00's are left in the SRAM when the test is complete. Any problems with the Static RAMs (U3 and U4 for Slave X, U46 and U47 for Slave Y) such as missing or shorted Address, Data or control lines should be detected by this test.

Error Log:

Test Number	14
Tested Value	Expected data written
Failed Value	Actual value read
Address/location	Address of first bad location Bit 4 indicates whether it was Slave X SRAM or Slave Y SRAM that failed. Specifically: 000A0xxx indicates that Slave X SRAM failed; 000A8xxx indicates that Slave Y SRAM failed
Type of Failure	Various

Watchdog Timer Test (#0FH)

This test first kicks the Watchdog approximately every 50ms for a period of approximately 2 seconds. During this time the Watchdog should not reset the unit. (If it does, the test fails.) The second stage of the test allows the Watchdog Timer to time out and reset the unit. (If it does not reset the unit, the test fails.)

Due to the structure of the Power On Diagnostics, the Power Up CPU, ROM and SRAM Tests will be executed after reset, before the rest of the test is completed. In the unlikely event the CPU, ROM and/or SRAM Tests fail, the Watchdog test will be aborted and the unit will go through its normal cold boot cycle and report and log any such error.

Error report:

Test number	(0F)
Type of failure	(19H, 1AH)

Word Clk Select Test (#10H)

The Word Clock Test confirms that the internal 48kHz and 44.1kHz word clocks are operational and within a reasonable preset frequency limit. It utilizes the V40 built-in timer. The accuracy of the test is therefore also dependent on the accuracy of the Host V40 oscillator. The test is set to detect failures that are not within $\pm 0.5\%$ tolerance (47760Hz - 48240Hz for the 48kHz clock to pass, 44321Hz - 44830Hz for the 44.1kHz clock to pass.) If either or both of the word clocks are not present, the system will lock up. This test starts the 56K and Z80 slave processors and leaves them running after the test is completed. In other words, the processors are not reset after the Word Clock Test is completed. The following error messages are available and will be displayed in the Error Log File if the Word Clock frequencies are out of spec:

44.1kHz WC Freq. too high	44.1kHz WC Freq. too low
10 00000000 00000000	10 00000000 00000000
00000000 20	00000000 21
48kHz WC Freq. too high	48kHz WC Freq. too low
10 00000000 00000000	10 00000000 00000000
00000000 1E	00000000 1F

Error report:

Test number	(0FH)
Expected data	N/A
Actual read data	N/A
Type of failure	(Word Clock Freq. too high or too low)

Slv to Host Int Test (#16H)

This test checks the Slave X (SHINTX) and Slave Y (SHINTY) interrupt signals by toggling each line once with a 50ms positive going pulse when the test is executed. To monitor the activity of (SHINTX) with an oscilloscope, probe connection B22 at connector J1 on the DSP board and connection B13 for monitoring (SHINTY). Set the oscilloscope for 20ms/div, 2V/div. Set the trigger for DC and + Slope. The interrupt lines will toggle as soon as **Load/*** is pressed.

The following error messages are available and will be displayed in the Error Log File if a failure occurred.

Slave X (SHINTX) Failed	Slave Y (SHINTY) Failed
16 00000000 00000000	16 00000000 00000000
00000001 03	80000001 03

Dig Aud IO Through

This diagnostic mode bypasses the main operating system to set up digital input and analog input mixing. The mixed stereo output is then fed to both the analog output and the digital output. The digital outputs left and right should put out the same as the analog outputs left and right. You can select internal 44.1 KHz wordclock, 48.0 KHz wordclock, or external wordclock.

Note that if this test is used for critical audio testing, the fact that analog and digital inputs are summed together must be taken into account. For instance, D-to-D and D-to-A performance will have analog noise added in. However, A-to-A and A-to-D performance will be accurate if no digital input is plugged in, as the digital input is zeroed in such a case. In general, it is better to follow previously outlined procedures that take performance measurements while running the main operating system of the unit. This test is just a quick diagnostic tool.

Infinite Test Loop

This test requires a MIDI cable connected between the PCM 91 MIDI OUT and MIDI IN jacks. This continuous test series was designed to discover intermittent failures.

Note: If a failure occurs while running the Infinite Test Loop, previous error log information may be overwritten

It is good practice to clear the Error Log File before executing the loop. (See Clear Error Log File below.) It will then be easier to identify which test failed and how many times the failure occurred.

The following tests are executed in the Infinite Test Loop:

- MIDI Test (#0CH)
- Slave Z80 SRAM Test (#14H)
- Word Clock Select Tst (#10H)
- Slave To Host Interrupt Test (#16H)

After the first loop, **PASSED** will be displayed. If a failure occurs, the bottom half of the display will read: **FAILURE**. If 10 errors occur during the Infinite Test Loop, the loop will halt to prevent the Error Log file from being overwritten. This file protection feature is active only for the Infinite Test Loop. In all other situations, the oldest information in the Error Log is overwritten once 20 errors are recorded.

Show Error Log

This feature allows the Error Log File to be viewed while Extended Diagnostics are being executed. When selected, the display will indicate the last failed test that was recorded in the 20 record ring buffer.

Clear Error Log File

Clearing the Error Log File erases all error information in the 20 record ring buffer. When selected, the message: **WARNING! Erase Log?** will appear on the bottom half of the display. Pressing **Store** will clear the log and display: **Error Log Cleared.**

Another way to clear the Error Log is to clear the SRAM. This is done by powering on the PCM 91 while pressing **Down** and **Tap**. Release the buttons when the display reads:

**WARNING! Press STORE
to clear the SRAM**

Press **Store** to clear the SRAM, then press any button to continue the Power Up Diagnostics.

The Error Log File is not cleared by System Initialization.

Foot Controller Fixture

Lexicon uses a specially-designed test fixture for testing foot controllers. Following is a description of this fixture as well as a parts list and a reference drawing, in the event you want to build a similar fixture for your own use.

The Foot Controller Test Fixture provides an automatic 0 to +5V sweep for testing Lexicon products equipped with foot controller inputs. The fixture minimizes operator error when testing the controller inputs while still providing a thorough test.

The fixture provides a triangle waveform to the Controller Inputs with a low frequency sweep rate of approximately .5Hz. When monitored by the Foot Controller, A/D Converter Test (OEH), the display will sweep from 00 to FF in hex with a short pause at each extreme.

The fixture also contains a circuit for detecting the presence of +5V at the ring of the controller input being tested. If the voltage at the ring is below 4V, the fixture output is muted and its LED will light.

Theory Of Operation

The fixture is powered by an external ELPK WM063, or equivalent, power supply module which provides $\pm 12V$ at 180mA each and +5V at 380mA. Power is fed into the fixture via a 5-pin DIN connector. The first half of U1 (a 4558 op amp) is configured as a low-frequency oscillator with R4 setting the rate. The output of U1 is routed through a 1k Ω resistor to SW1 which normally connects to the output of the fixture. When SW1 is pressed, the output of the fixture is connected to R14 (200K) which forms a resistive ladder with the internal pullup resistor.

When the fixture is connected to the PCM 91, +5V will be fed from the ring of the controller input being tested to the ring on connector J1 of the fixture. This voltage is sent to the base of transistor Q3 through resistor R10. R10 combined with R11 enables the voltage and/or impedance of the +5V line to turn the transistor on or off. If voltage drops below 4V, Q3 turns on. This biases both Q1 and Q2 on, lighting the LED and muting the fixture output. This verifies that +5V is present at the ring of the controller input and also checks the value of the resistor feeding the ring of the controller input.

Dig Aud IO Through

This diagnostic mode bypasses the main operating system to set up digital input and analog input mixing. The mixed stereo output is then fed to both the analog output and the digital output. The digital outputs left and right should put out the same as the analog outputs left and right. You can select internal 44.1 KHz wordclock, 48.0 KHz wordclock, or external wordclock.

Note that if this test is used for critical audio testing, the fact that analog and digital inputs are summed together must be taken into account. For instance, D-to-D and D-to-A performance will have analog noise added in. However, A-to-A and A-to-D performance will be accurate if no digital input is plugged in, as the digital input is zeroed in such a case. In general, it is better to follow previously outlined procedures that take performance measurements while running the main operating system of the unit. This test is just a quick diagnostic tool.

Infinite Test Loop

This test requires a MIDI cable connected between the PCM 90 MIDI OUT and MIDI IN jacks. This continuous test series was designed to discover intermittent failures.

Note: If a failure occurs while running the Infinite Test Loop, previous error log information may be overwritten

It is good practice to clear the Error Log File before executing the loop. (See Clear Error Log File below.) It will then be easier to identify which test failed and how many times the failure occurred.

The following tests are executed in the Infinite Test Loop:

- MIDI Test (#0CH)
- Slave Z80 SRAM Test (#14H)
- Word Clock Select Tst (#10H)
- Slave To Host Interrupt Test (#16H)

After the first loop, **PASSED** will be displayed. If a failure occurs, the bottom half of the display will read: **FAILURE**. If 10 errors occur during the Infinite Test Loop, the loop will halt to prevent the Error Log file from being overwritten. This file protection feature is active only for the Infinite Test Loop. In all other situations, the oldest information in the Error Log is overwritten once 20 errors are recorded.

Show Error Log

This feature allows the Error Log File to be viewed while Extended Diagnostics are being executed. When selected, the display will indicate the last failed test that was recorded in the 20 record ring buffer.

Clear Error Log File

Clearing the Error Log File erases all error information in the 20 record ring buffer. When selected, the message: **WARNING! Erase Log?** will appear on the bottom half of the display. Pressing **Store** will clear the log and display: **Error Log Cleared.**

Another way to clear the Error Log is to clear the SRAM. This is done by powering on the PCM 90 while pressing **Down** and **Tap**. Release the buttons when the display reads:

**WARNING! Press STORE
to clear the SRAM**

Press **Store** to clear the SRAM, then press any button to continue the Power Up Diagnostics.

The Error Log File is not cleared by System Initialization.

Foot Controller Fixture

Lexicon uses a specially-designed test fixture for testing foot controllers. Following is a description of this fixture as well as a parts list and a reference drawing, in the event you want to build a similar fixture for your own use.

The Foot Controller Test Fixture provides an automatic 0 to +5V sweep for testing Lexicon products equipped with foot controller inputs. The fixture minimizes operator error when testing the controller inputs while still providing a thorough test.


The fixture provides a triangle waveform to the Controller Inputs with a low frequency sweep rate of approximately .5Hz. When monitored by the Foot Controller, A/D Converter Test (OEH), the display will sweep from 00 to FF in hex with a short pause at each extreme.

The fixture also contains a circuit for detecting the presence of +5V at the ring of the controller input being tested. If the voltage at the ring is below 4V, the fixture output is muted and its LED will light.

Theory Of Operation

The fixture is powered by an external ELPAK WM063, or equivalent, power supply module which provides $\pm 12V$ at 180MA each and +5V at 380MA. Power is fed into the fixture via a 5-pin DIN connector. The first half of U1 (a 4558 op amp) is configured as a low-frequency oscillator with R4 setting the rate. The output of U1 is routed through a 1k Ω resistor to SW1 which normally connects to the output of the fixture. When SW1 is pressed, the output of the fixture is connected to R14 (200K) which forms a resistive ladder with the internal pullup resistor.

When the fixture is connected to the PCM 90, +5V will be fed from the ring of the controller input being tested to the ring on connector J1 of the fixture. This voltage is sent to the base of transistor Q3 through resistor R10. R10 combined with R11 enables the voltage and/or impedance of the +5V line to turn the transistor on or off. If voltage drops below 4V, Q3 turns on. This biases both Q1 and Q2 on, lighting the LED and muting the fixture output. This verifies that +5V is present at the ring of the controller input and also checks the value of the resistor feeding the ring of the controller input.



PART NO.	DESCRIPTION	QTY	REFERENCE
340-00740	IC, LINEAR, 4558	2	U1
520-00941	IC SCKT, 8 PIN, PC, LO-PRO	2	U1
202-00529	RES, CF, 5%, 1/4W, 1K OHM	1	R6
202-00538	RES, CF, 5%, 1/4W, 3.3K OHM	1	R13
202-00555	RES, CF, 5%, 1/4W, 20K OHM	1	R9
202-00564	RES, CF, 5%, 1/4W, 51K OHM	2	R11
202-00570	RES, CF, 5%, 1/4W, 100K OHM	2	R4, 10, 12
202-00576	RES, CF, 5%, 1/4W, 200K OHM	2	R14
202-00579	RES, CF, 5%, 1/4W, 470K OHM	3	R7, 8
203-00460	RES, MF, 1%, 1/8W, 2.15K OHM	1	R2, 5
203-00465	RES, MF, 1%, 1/8W, 6.49K OHM	3	R3
203-00474	RES, MF, 1%, 1/8W, 11.0K OHM	1	R1
240-00609	CAP, ELEC, 10uF, 16V, RAD	4	C2, 3, 4

Foot Controller Fixture Parts List

Troubleshooting

Problems with the PCM 90 can usually be classified as user interface problems or audio problems. User interface problems can range from one non-functioning front panel control to no display. Audio problems affect the signal quality from the analog or digital audio inputs and outputs. Some failures can be traced directly to one particular subsystem within the PCM 90, while others are caused by multiple sub-system failures.

When a problem is encountered, it is good practice to verify overall operation of the PCM 90 by running both the Power Up and the Extended Diagnostics. Refer to the Diagnostic functional instructions and troubleshooting hints given earlier in this chapter.

User Interface Problems **Display problems**

Verify that all cable connections from the Host/Motherboard (J7-J9 and J16) to the various Front Panel boards are secure.

Vibration can eventually break the strands of cables making them intermittent or possibly open. Connections can become oxidized, corroded or otherwise contaminated causing them to be intermittent, open or resistive. For all of these reasons, caution should be used in troubleshooting. Before any cables are removed, they should be carefully inspected for proper seating and checked for continuity at all points between the Host/Motherboard and the Front Panel boards.

Verify that the +5VD supply is operational and within specification. Check the distribution of the supply to ensure that power is reaching the appropriate front panel display buffer and the register ICs.

If only one control on the Front Panel is failing, then the problem is probably a bad switch, encoder or potentiometer. If more than one control is failing, the problem may be with the Host Processor. Refer to the Diagnostic Descriptions and Theory of Operation.

Audio Problems The first step when troubleshooting audio problems is to collect as much information as possible. The following lists some basic questions which should be answered before any repairs are attempted.

Is the problem:

1. on one output only?
2. at certain signal frequencies only?
3. at certain signal levels only?
4. in certain programs only?
5. at certain sample frequencies only?
6. with input only?
7. only without input?
8. temperature sensitive?
9. shock sensitive?

In general, it is best to verify overall audio performance and to further isolate the problem by running all of the audio proof-of-performance tests. This can be vital when troubleshooting subtle problems. Some system failures may cause a variety of tests to fail but troubleshooting based on one symptom type may be much easier than another. For example, a bad capacitor may produce a high level of distortion and a frequency response problem. The frequency response problem is easier to trace because the signal level can be monitored throughout the signal path on an ordinary oscilloscope.

One Bad Channel

One of the most useful pieces of information is determining whether a problem occurs on only one or on both channels. If the problem occurs at only one output, the following assumptions can generally be made with some level of confidence:

1. The power supplies are OK.
2. The system timing (clocks) is OK.
3. The digital circuitry (except for A/D and D/A conversion) is OK.

This type of problem can be fairly easy to troubleshoot, as the working channel can be used as a reference. With the same signal applied to both inputs, compare the signals on both channels at various points along the analog signal path. This may localize the problem fairly quickly.

The system diagnostics may be helpful in isolating RAM or DSP processor failures that might cause bad audio. Refer to the Diagnostics Descriptions for more information.

Both Channels Bad

As the likelihood of two separate components failing in the same way at the same time is remote, problems which occur in both channels can usually be traced to a component or components that are common to both channels, or to a system problem such as a power supply or timing problem. Verify that the power supplies are operational and within specification. If there is no output, refer to the next section.

No Output

First, determine whether the problem occurs on one or both channels.

When the machine has no output from only one channel, apply the same signal to both inputs, then compare the signals on both channels at various points along the analog signal path.

When the machine has no output from either channel, verify that the $\pm 15V$ and the $\pm 5V$ analog power supplies are operational and within specification. If the power supplies are OK, determine whether the problem lies within the A/D or the D/A conversion, then troubleshoot the corresponding circuitry.

Internal Adjustments and Troubleshooting

The following information allows testing of a non-functioning unit: no display, pegged input meters, load noises, popping crashes and /or no output. Test procedures are provided for checking power supplies, system clocks , battery voltage, and both analog and digital signal paths.

WARNING

CAUTION




As these tests require removal of the PCM 90 cover, it is imperative that these tests be performed with regard to all safety and ESD precautions.

Required Equipment

- DMM (Digital Multimeter)
- Frequency Counter
- 100 MHz oscilloscope (with 1X ,10X probes)
- Bench power supply providing a variac voltage adjustment and transformer isolation

Removing the Top and Bottom Covers

Remove the eight (8) screws which attach the top cover. Repeat for the bottom cover.



WARNING



THE POWER SUPPLY IN THIS UNIT HAS A LIVE HEAT SINK. DO NOT TOUCH WHILE THE UNIT IS PLUGGED IN AND POWERED ON.

Power Supply

1. Plug in the PCM 90 and set the variac for nominal line voltage. A clicking noise from the relays should occur 30 seconds after you have powered up the PCM 90.

- Set DMM to measure VDC, and check the regulated voltages for the proper levels. Use the chassis (away from the power supply) as a ground reference.

Supplies	Location	Range
+5.1 VD	U17 pin 14	(4.85-5.25)
+15 V	J3 pin 1 (orange wire)	(14.25-15.75)
-15 V	J3 pin 3 (blue wire)	(14.25-15.75)
+5 VP	* Cathode side of D14	(4.75-5.25)
+5 VA	C50 (side closest to U7)	(4.75-5.25)
-5 VA	C49 (side closest to U7)	(4.75-5.25)

* The cathode side has the stripe.

- Turn PCM 90 power off and detach the power cord.
- Set the DMM for a DC voltage reading on the 20 volts DC scale.
- Place the positive probe (red) of the DMM on top of the Battery. Place the negative probe (black) on U29 pin 11 (just to the right of the Battery).
- The reading on the DMM should be >2.75 volts. Replace the battery if the voltage is at 2.75 volts or lower.

Internal Battery Voltage

These procedures test the major crystals and other clocks that are important to the operation of the unit. A frequency counter and an oscilloscope are required for these tests. The oscilloscope's ground lead should be connected to the PCM 90 chassis (away from the power supply).

System Clocks

- Looking down on the unit with the top cover off, locate the DSP board which is screwed on to standoffs just to the right of the power supply area. Near the center of this board is Y1, a crystal that runs the Lexichip. Measure either side of this with the frequency counter. The reading should be 25.8MHz.
- Turn PCM 90 power off and detach the power cord. Remove the screws that hold the DSP board in place. Remove the board and turn the power on. The message: Error E7 will be displayed.
- Measure Y1, Y2, and Y3. Y1, the 16MHz clock that runs the microprocessor, is located to the left of the microprocessor (U46). Place the probe at U49 pin 1.

Crystals Y2 (the 12.28MHz crystal) and Y3 (the 11.28MHz crystal) are located toward the rear of the unit. To measure Y2, which is used to generate the 48kHz Sample Rate Clock, place the probe at U45 pin 10.

To measure Y3, which is used to generate the 44.1 kHz Sample Rate, place the probe at U56 pin 10.

Analog Audio Signal Tracing

Required Equipment

- Level meter with oscillator
- Oscilloscope (to confirm audio signals for any visible problems)


Setup

1. Place the PCM 90 in Bypass, Analog InLvl=100%, OutLvl=+40dBu, Sample Rate=Internal 44.1 or 48kHz. (See Analog Audio Performance Check: Setup).
2. Apply a 1kHz signal @ -20dBu (77.5 mVrms)
3. Turn input pot fully clockwise.

Name	Measurement Point	Levels
Input Stage	U1 Pin 1 Left signal U1 Pin 7 Right signal	-20dBu – Input Switch IN (BAL) or 0dBu – Input Switch OUT (UNBAL)
Input Level Pot	R29 Left Signal R30 Right Signal	-20dBu Bal or 0dBu Unbal (77.5mVrms-0.775 Vrms)
Left ADC Buffer	U6, Pins 1,7	-8dBu Bal or +12dBu Unbal (0.308 mVrms–3.08 Vrms)
Right ADC Buffer	U5, Pins 1,7	-8dBu Bal or +12dBu Unbal (0.308mVrms - 3.08 Vrms)
ADC Inputs	U7 Pins 3+4 Left U7 Pins 25+26 Right	-8dBu Bal or +12dBu Unbal (0.308mVrms 3.08 Vrms)
ADC Outputs	U7 Pin15 or R32	This is a Digital audio signal +5volt CMOS Characteristics

If there is no output at this pin check for information at 256FSA at pin 19, 64FSA at pin 14, WCA/ at pin 13)


WCA/ = Sample Rate (44.1 or 48kHz)
 64FSA = 64xSample Rate
 (2.82 or 3.07MHz)
 256FSA = 256xSample Rate
 (11.28 or 12.28MHz)




Digital Filter Input

U12, Pin1

Digital audio signal



DAC Inputs U11, Pin 10 Right Side Digital audio signal
 Pin 15 Left side



DAC Outputs	U11 Pin 17 Left out	-8dBu Bal or +12dBu Unbal
Audio signal	U11 Pin 8 Right out	(0.308 Vrms - 3.08 Vrms)
Lowpass Filter	U10 Pin 7 Left out	-2dBu Bal or +18dBu Unbal
	U10 Pin 1 Right out	(0.616 Vrms - 6.16 Vrms)
Output Drivers	U9 Pin 4 Left in	With output level set at +4dBu:
	U9 Pins 8,1 Left out	-2dBu Bal or +18dBu Unbal
		(0.616 Vrms - 6.16 Vrms)
		With output level set at -10dBu:
	U8 Pin 4 Right in	-16dBu Bal or +4dBu Unbal
	U8 Pin 4 Right Out	(0.123 Vrms - 1.23 Vrms)
	-16dBu Bal or +4dBu	

Digital Audio Signal Tracing

This procedure verifies the Digital Audio Path of the PCM 90.

1. The input for the Digital signal is RCA J10 (white, marked S/PDIF) on the back of the PCM 90. Typical input level is 0.5 Vpp. The signal level is stepped up to 2.5Vpp (typical) by a 1:5 transformer (TX2) and goes to the input of the Digital Audio Receiver (U19, Pin 9). U19 outputs a serial audio data stream at 5Vpp (typical) via Pin 26.
2. The signal travels to pin A8 of J17, then goes to the DSP board for processing.
3. After the signal is processed, it comes back down onto the Host board via pin B10 of J17, and then passes through a gate (U47, Pins 1 and 3). The 5Vpp signal goes to the input of the Digital Audio Transmitter (U22, Pin 8).
4. The Digital Audio Transmitter generates the S/PDIF formatted signal. This 5Vpp signal exits U22 at Pin 20 and goes through a resistor divider network (R98-99) to bring the signal level down to 1Vpp. When properly terminated by 75Ω, the signal level will drop further to 0.5Vpp.

DAC Adjustment

1. Place the PCM 90 in Bypass, Analog InLvl=100%, OutLvl=+4dBu, Sample Rate=44.1 or 48kHz Internal. (See Analog Audio Performance Check: Setup).
2. Input a -20dBu (77.5mVrms) "Bal" or -40dBu (7.75mVrms) "Unbal" 1kHz signal into the PCM 90, and set the Distortion Analyzer to its THD+Noise setting. The PCM 90 front panel Input Level control should be set at 12:00, or the unit should be set for unity gain.
3. While observing the Left output, adjust R54 to a distortion reading between 0.2 to 0.3 % on the analyzer.
4. Switch to the Right output and adjust R52 to a distortion reading of 0.2 to 0.3%.

System Signal Tracing

This procedure tests basic digital control signals in the PCM 90. For each of the following signals, load **P0 0.0 Deep Blue**, probe at the indicated place, and check for the expected results.

DSP Board Clocks

LMC/	DSP board — R38 circuit side Lexichip Master Clock: 40MHz square wave
SLVCLKX, SLVCLKY/	DSP board — R40 and R46 circuit side Slave X Clocks: 10MHz square wave
SLVCLKY, SLVCLKZ/	DSP board — R41 and R49 circuit side SlaveY Clocks: 10MHz square wave
Misc Signals	
HWAIT/	DSP board connector — circuit side of DSP board J1 pin B26 Host Wait Signal Double low-going pulse spaced about 10 μ s apart. These two pulses should repeat every 20ms. More activity can be seen when adjusting the Size parameter in the Edit menu (Edit 2.0).
MUTE/	U25 pin 15 Master Mute Line Normally high, low on power-up
Reset Signals	
MRST/	U55 pin 1 Master Reset Normally high, low on power-up.
SLVRSTX/	DSP board connector circuit side of DSP board J1 pin A22 Slave Reset Normally high, low on power-up
SLVRSTY/	DSP board connector circuit side of DSP board J1 pin B14. Normally high, low on power-up
LEXRST/	DSP board connector circuit side of DSP board J1 pin A20. Lexichip X and Y Reset Normally high, low on power-up
Interrupt Signals (See Theory of Operation: Interrupt Timing)	
HNMI	(U34 pin 3) V40's NMI line: Normally low. When DIOIMSK/ is high, it is pulsed high on digital I/O errors such as as loss-of-lock

PROGINT5 (U26 pin 2) V40's INTP5 line: Periodic high-going pulse; Pulse width=10 =mS (approx.); Period=20ms

PROGINT7 (U26 pin 6) V40's INTP7 line: Periodic high-going pulse; Pulse width=11ms (approx.); Period=40 ms

WDKICK/ (U14 pin 5) Watch Dog Timer Kick Pulse; Pulsewidth=150nS; Period=1mS

Encoder Signals

ASNB, ASNA (U43 pins 3 and 2 respectively)
 Adjust Soft Knob Lines B and A: As ADJUST is rotated clockwise, the following patterns should rotate in relative order:
 High, High
 High, Low
 Low, Low
 Low, High

SSNB, SSNA (U43 pins 5 and 4 respectively)
 Select Soft Knob Lines B and A: As ADJUST is rotated clockwise, the patterns described above should rotate in relative order.

LED/Switch Scanning Signals

LHRCOL/, RHRCOL/ (U29 pins 14 and 13 respectively)
 Left and Right Headroom LED Column Strobes: Square Wave with a 4mS period.

SWC0/, SWC1/, SWC2/ (U42 pins 19, 18, 17 respectively)
 Switch & LED Column Strobes: Low-going pulse, Pulse width=2 mS, Period=6mS

LDRW0/, LDRW1/, LDRW2/ (U42 pins 16, 15, 14 respectively)
 LED Row Strobes: Reload P0.0 Prime Blue.
 Observe the following on U42 pin 16: Low-going pulse, Pulse width=2mS, Period =6mS

Press "Edit" Button.
 Observe the following on U42 pin 15: Low-going pulse, Pulse-width=2mS, Period=6mS

Press "Register" Button.
 Observe the following on U42 pin 14: Low-going pulse; Pulse width=2mS, occasionally 4mS when tempo light blinks; Period=6mS

The following procedure restores the PCM 90 factory default settings. This may be necessary due to memory problems, or following internal battery replacement.

Restoring Factory Settings

This procedure will destroy any user settings or registers. Save setups and registers on a Memory Card to reload after this procedure is completed.

1. Set the INPUT GAIN switch on the rear panel of the PCM 90 to the OUT position.
2. Set the front panel INPUT control fully counterclockwise.
3. Press **Control**, then press **Down** until the display reads: **System Edit Mode/1.0/Go**
4. Turn SELECT until the display reads: **System/Initialize/1.8 (Press STORE)**
5. Press **Store** and verify that the display flashes the following message: **Are you sure? (Press STORE)**
6. Press **Store** and verify that the display flashes the following message for about 1/2 second: **Restoring Original Factory Settings...** then the message: **Loading Effect ...** then the display: **Halls: Orchestral/P0 0.0/Deep Blue**

The factory defaults should now be restored.

The following procedure will restore the factory defaults *without* destroying the user registers, but may leave erroneous data in RAM.

1. Press **Control**, then use **Up** and **Down** to display: **Row 4 Setup**.
2. Turn SELECT until the display reads: **4.1 Load**
3. Turn ADJUST to display: **Factory Settings**.
4. Press **Load/***. The display should show: **Setup restored**.



Theory of Operation


Architectural Overview

The PCM 90 digital hardware utilizes multiple microprocessors and digital signal processors to perform digital audio effects which are controlled via the front-panel interface, and the MIDI serial interface.

The PCM 90 features five major circuit sections: Host, DSP (Digital Signal Processing), Digital I/O, Analog Conversion, and Power Supply sections. A 10 MHz NEC uPD70208, also known as the V40, provides host microprocessor functions. The host processor circuit manages the user interface including the FIP display, softknobs, switchboard, status and headroom LEDs, MIDI, the footswitch and footpedal, and digital I/O circuitry. It is also responsible for program-load and parameter-passing to the DSP circuitry on the DSP board. The DSP board is responsible for the digital effects processing of the PCM 90. It has a multi-DSP engine featuring two of Lexicon's proprietary Lexichip-2 ASICs. A slave microprocessor, the Zilog Z-80, provides independent house-keeping functions for the Lexichip-2. The analog conversion circuitry handles A-to-D conversion and D-to-A conversion as well as a high performance analog interface to the balanced-line jacks on the rear-panel. The digital I/O circuitry implements S/PDIF digital audio I/O.

The PCM 90 is physically sectioned into two major circuit boards, five minor circuit boards and a power supply module. The two major circuit boards are the Host Board and the DSP Board. The host processor, digital I/O and analog conversion circuitry reside on the Host Board while the DSP circuitry resides on the DSP Board which connects to the Host Board directly via a 72-pin connector. Smaller boards which are connected to the Host Board include the Front-Panel Switch Board, Front-Panel Encoder Board, Front-Panel Headroom Indicator LED Board, Front-Panel Input Level Pot Board, and the Intelligent FIP Display Module. The Power Supply Module supplies +5VDC, +15VDC, and -15VDC.

Block Diagram



Host Processor Circuitry

The Host Circuit is responsible for management of front-panel controls and displays, MIDI interface, Tap/Tempo/LFO functions, and download and real-time control of DSP code. There are 256K bytes of ROM, 256K bytes of DRAM, and 32K bytes of battery backed-up SRAM. The 32K bytes of SRAM are for non-volatile system parameter and user register storage.

The main processor of the host circuit is the NEC V40 (uPD70208) (U46). The V40 CPU has several on-chip peripherals including an 8-level priority interrupt controller, DMA controller, timers, and a serial port. The 8-level interrupt controller allows for management of several time-critical periodic tasks in order to meet the real-time requirements of the PCM 90. The DMA controller allows DSP-code download to happen in the background without significant impact on system performance. The timers provide MIDI UART clock generation, and timing references for tempo and LFO functions. The serial port is used to implement the MIDI interface.

In summary, the main host responsibilities are:

- Management of the user-interface:
 - Intelligent front panel display FIP
 - Front-panel switches
 - Switch status LEDs
 - Headroom LEDs
 - Foot controller pedal jack via 8-bit A/D
 - Footswitch jack
- Processing data and instructions to and from the MIDI UART (internal)
- Maintenance of non-volatile SRAM for storage of user registers
- Transparent refresh of Host DRAM.
- Providing download/upload to/from PCMCIA card interface
- Loading of slave Z80/Lexichip program code and data
- Controlling slave Z80/Lexichip reset and interrupt functions.
- Selecting sampling rate to be 44.1 kHz, 48 kHz or PLL frequency
- Management of channel status and reset functions for digital I/O interface
- Controlling audio muting hardware
- Management of user-defined control patching and LFO functions
- Management of Tap key and Tempo functions

Clocks

A 16 MHz crystal (Y1) is used to generate an 8 MHz clock used as the internal processor clock. This clock is also sourced from the V40 (HCLK) to clock external control logic: a hex flip-flop (74AC174) at U48 and a GAL20V8 at U49. HCLK is also inverted by a 74AC00 (U61) to source HCLK/. HCLK/ clocks a hex flip-flop (74HC174) at U62 and a GAL16V8 on the DSP board.

Bus Interface

The V40's 8-bit data bus is bidirectionally buffered by a 74HC245 (U59). Since twelve of the twenty V40 address lines are multiplexed with data and processor status, two 74HC573s (U50, U60) are used to latch and buffer sixteen of them (HA<19:0> less HA<11:8>). HA<11:8> are sourced directly from the V40.

Host Bus Status lines (HBS<2:0>), Host Memory Read Line (HMRD/), Host Memory Write Line (HMWRB/), and the Host Refresh Request Lines (HREFREQ/) are sourced to the GAL20V8 for memory interface logic.

Interrupts

The host processor has nine interrupts: one non-maskable interrupt (NMI) and eight maskable priority interrupts (INTPx). The priority ordering of the eight priority interrupts is preset as follows: INTP0 (highest) to INTP7 (lowest).

Non-Maskable Interrupt	
NMI	Digital Audio Receiver Error Condition
Maskable Interrupts	
INTP0	Timer 0 (LFO Interrupt) (Periodic: 1 msec) (Internal) (Highest Priority)
INTP1	MIDI Port Transmit/Receive (Internal)
INTP2	Timer 2 (Front Panel Display Interrupt)
INTP3	Unused
INTP4	DSP Interrupt (Z80)
INTP5	Programmable Interrupt P5 (Patch Calculations Process)
INTP6	Programmable Interrupt P6 (MIDI Data Process)
INTP7	Programmable Interrupt P7 (Front Panel Interface Process) (Lowest Priority)

INTP0 and INTP1 are sourced internal to the V40. INTP2 is sourced from the V40's Timer 2. INTP4 is sourced externally by an interrupt sourced either by the Z80 on the DSP board. The interrupt can be identified by reading bits 1 and 0 in Status Register 1. INTP5, INTP6 and INTP7 are sourced by software-programmable bits in Control Register 1 (U26 pins 2, 5 and 6). The interrupts are rising-edge triggered.

When probing with an oscilloscope, the following should be observed on each of the V40's interrupt pins, while running the program **P0 0.0 Deep Blue**:


NMI	(U46 pin 66)	Normally low. (When DIOIMSK/ is high, it is pulsed high on digital I/O error such as loss-of-lock)
INTP0		Not accessible (Internal to V40)
INTP1	(U46 pin 37)	Not accessible (Internal to V40) (Externally grounded)
INTP2	(U46 pin 38)	Periodic low-going pulse (Pulse-width=250ns, Period=2ms)
INTP3	(U46 pin 39)	Periodic low-going pulse (Pulse-width=125ns, Period=3.6ms (approx.))
INTP4	(U46 pin 40)	Non-periodic
INTP5	(U46 pin 41)	Periodic high-going pulse (Pulse-width=10ms (approx.), Period 20ms)
INTP6	(U46 pin 42)	Reserved for future enhancement
INTP7	(U46 pin 43)	Periodic high-going pulse (Pulse-width=11ms (approx.), Period 40ms)

On-Chip Peripherals

V40 on-chip peripherals include:

- Clock generator
- Bus interface
- Bus arbitration
- Programmable wait-state generator
- DRAM refresh controller
- 3 16-bit timer/counters: 1 for MIDI UART clock, 1 for 2ms display interrupt tick, 1 for 1ms interrupt tick
- Asynchronous serial I/O controller (for MIDI)
- 8-input interrupt controller
- 4-channel DMA controller

Host Memory A GAL20V8 (U49) provides memory decoding for ROM, SRAM, DSP56002 Host port, Slave Z80 RAM Access, and DRAM. Following is the Host V40 memory map:



Memory Address Map

ROM

A 27C020/27C2001 (U39) which is a 2-megabit EPROM in a 256Kx8 configuration is installed.

The ROM enable signal (HROMEN/) is sourced by the GAL20V8 (U49) to enable the ROM when the memory address range is \$C0000 to \$FFFFFF. (If a 512Kx8 ROM is used, the lower 256KB is mapped to \$40000 to \$7FFFF, and the higher 256KB is mapped to \$C0000 to \$FFFFFF. Note that the upper 64K of the lower 256KB is displaced by SRAM if a 128KB SRAM is used and the control bit MAPINSRAM is asserted.)

Dynamic RAM (DRAM)

256Kx8 Dynamic RAM is provided. Two 44256 (256Kx4) parts at locations U52 and U51 in 20-pin ZIP packages are used to implement high and low nibble. U51 implements the low nibble. Refresh is taken care of by the V40 automatic refresh cycle which needs to be set up by software. Host address bits 17-0 are multiplexed to provide 9 row and 9 column address bits.

DRAM control is implemented by a GAL20V8 (U40) and a 74AC174 (U62). The GAL generates two signals DMEMOP/ and SELCA. DMEMOP/ is asserted for both read and write accesses to the DRAM. This signal is clock-delayed by U62 to generate HRAS/, the row address strobe. PTHRAS/ (pre-terminated version of HRAS/) is clock-delayed once again to generate HCAS/, the column address strobe. SELCA goes to 74AC157 multiplexers (U53, U54, U63) to source row and column address lines. When SELCA is asserted high, address lines HA<19:10> are selected to source the column address to HDRA<9:0>. When SELCA is not asserted (low), address lines HA<9:0> are selected to source the row address to HDRA<9:0>. During DRAM access, HMRD/ distinguishes between reads and writes. When HMRD/ is asserted low, it is a read operation. Otherwise it is a write operation.

The timing of the Host DRAM interface is shown in detail in later in this chapter.

Non-Volatile Battery Backed-Up Static RAM

A battery backed-up 32Kx8 Static RAM (U38) is provided to implement non-volatile storage. It is primarily used for system control parameter and user register storage. The 32-pin SRAM socket is factory shipped with a 28-pin 32Kx8 SRAM, installed with pin 1 of the IC aligned to pin 3 of the 32-pin socket.

The following table outlines the memory mapping for various configurations. The signal NVRAMEN is asserted by the GAL20V8 depending of the address lines and the control signal MAPINSRAM. MAPINSRAM, when asserted, allows the full use of 128Kx8 SRAMs. However, the lower 64KB of SRAM displaces the upper 64K portion of the reserved ROM expansion space. As current software only supports the 32Kx8 SRAM, MAPINSRAM should never be asserted.

RAM Type	MAPINSRAM	Memory Size	Address Range
32K x 8	0	32KB	\$B0000-\$B7FFF
128K x 8	0	64KB	\$B0000-\$BFFFF (upper 64KB only)
128K x 8	1	128KB	\$70000-\$7FFFF (lower 64KB)
			\$B0000-\$BFFFF (upper 64KB)

NVRAMEN is inverted by a 74AC00 (U15) NAND gate to yield QNVRAMEN/ which is an asserted-low signal going to the chip enable of the SRAM. QNVRAMEN/ is also qualified by PWR_OK which is source from the +5V Monitor (MC34164-U16). When power is going down, PWR_OK gets asserted and QNVRAMEN/ is gated off. The 74AC00 is powered by VRAM which is the battery backup voltage. This ensures that as power goes down, that the CE1/ pin of the RAM tracks Vcc as required by the SRAM manufacturer for reliable data retention. When the unit is on, VRAM should be at 5V. When the unit is on, VRAM follows the voltage from the backup lithium battery (3V) (BAT1).

Battery Backup

The Battery Backup circuitry is designed to protect data in the non-volatile SRAM. It is triggered (controlled) by the +5V Monitor, U16. To ensure the lowest possible leakage current during power on, two transistors (Q5 and Q6) are used to switch between backup operating modes.

A buffer (HC08), guaranteed to operate down to 2V is used to drive Q5. R76 ensures that the transistor stays off while the HC08 Vcc is less than 2V.

D28 is a Schottky diode to minimize the forward voltage drop while power is off. R82 protects the battery in case the diode should fail.

The battery low indicator is set to trigger at approximately 2.1-2.5V. If the battery is low, the status line BATLOW is asserted.

PCMCIA Memory Card

A PCMCIA memory card slot (J19) provides removable user register storage, and capability for algorithm and host software updates. Up to 1 MB of memory on a PCMCIA card is accessible. The host has a 64K window into the card memory space. The PCMCIA card enable signal CARDEN/ is asserted by the HOST GAL20V8 (U49) whenever the address accessed is the range \$80000-\$8FFFF. The PCMCIA interface in the PCM 80 is designed to handle all cards with an access time of 250ns or faster. The selected 64KB page within the 1MB of card space is set by 4 bits in Control Register 3. This allows up to 16 pages (16x64KB=1MB). The location within the page is selected by the 16 LSBs when the card is selected. The 4-bit page register CA<19:0>, set by Control Register 3 <3:0>, extends the card addressing capability to 1MByte. When the CREG/ control bit (Control Register 3 bit 7) is asserted low, the card's configuration register is selected instead of normal memory access.

Three 71HC541 octal buffers provide address line buffering (U67, U68) and control line buffering (U66). All three are enabled by software when doing card operations, and are disabled otherwise. They are enabled by de-asserting (setting high) DISCARD/ (Control Register bit 6.)

When DISCARD is asserted high:

- Address lines are pulled-down to ground via RP6 and RP7.
- CCE1/, COE/, and CWE/ are pulled-up to CVCC via RP5.
- CARDENB/ is pulled to a high by R176, disabling the bidirectional data buffer (U65).

A bidirectional data buffer 74HCT245 (U65) is used to isolate the card data lines from the host data bus HD<7:0>. The signal HMRD/ determines the direction. When low, data is enabled from the card data bus CD<7:0> to HD<7:0>. When high, data is enabled from HD<7:0> to CD<7:0>.

Software detects whether or not there is a card installed by reading CARDDET/ (Status Register 0 bit 4). This signal is asserted low when both ends of the PCMCIA card are plugged in, ensuring that the card is not powered-up or accessed until fully plugged in. The end-pin signals: CDET1/ and CDET2/ are pulled high when their respective pins are not inserted. These pins are grounded and, when they are inserted into J4, the corresponding lines are pulled low. A 74AC32 (U64) provides this logic by ANDing CDET1/ and CDET2/ to assert CARDDET/ (low).

Software reads the PCMCIA card write protection switch by reading CWRPROT (Status register 0 bit 5). CWRPROT is a buffered version of CWP via U66. Both CWRPROT and CWP are pulled-up to CVCC. When no card is inserted, CVCC will discharge to ground. Therefore, CWRPROT is not valid unless the card is fully inserted and enabled by setting DISCARD/ high.

The three remaining sections of the 74AC32 (U64) are used to produce a gated version of HMWR/ called PREBCWE/. This signal gives an earlier rising edge to give the PCMCIA card the proper data setup time. PREBCWE/ is buffered by U66 to source CWE/ (the write enable that goes directly to the card).

The timing of the PCMCIA Card interface is shown in detail later in this chapter. Note that one wait state (generated by the V40 preset by software) is inserted for all card access.

Two status lines (CARDBVD<2:1>) from an inserted SRAM PCMCIA card indicate the condition of its battery. These are read by the host from Status Register 0 bits 3:2 respectively. Both signals are kept asserted when the battery is in good condition. A replacement warning condition is signaled by CARDBVD1 asserted and CARDBVD2 not asserted. In that case, data integrity on the card is still assured. If CARDBVD1 is not asserted, with CARDBVD2 either asserted or not asserted, the battery is no longer servicable and data is lost.

The following summarizes PCMCIA card control bits via Control Register 3:

Control Register 3 (I/O location=\$0006)

7	6	5	4	3	2	1	0
CREG/	DISCARD/	FLASHVEN	MPINSRAM	CA19	CA18	CA17	CA16

The following outlines the PCMCIA card status via Status Register 0

Status Register 0 (I/O location=\$0000 Read-Only)

7	6	5	4	3	2	1	0
FOOTSWT	SINGOUT/	CWRPROT	CARDDET/	CARDBVD2	CARDBVD1	spare	FOOTSWR

Host-to-Slave Z80/Lexichip Interface

The host has direct access to the DSP board's Slave Z80 8K SRAM. The Z80, in turn, is responsible for loading and modifying Lexichip program code internal to the chip. The address range for host access to the Slave Z80 SRAM is \$A0000-\$A1FFF. This memory address range is decoded by the HOST GAL20V8 (U49) to assert SBUSEN/ (low). (This corresponds to the Z80's local address range of \$0000-\$1FFF.)

Host I/O I/O Address Map

Two 74HC138s (U27 and U28) provide I/O decoding for writeable and readable registers. The 74AC00 (U61) provides decode for the 8-bit ADC used to read the foot controller jack. The 74HC174 (U48) provides various HCLK delayed signals for I/O interface control. Host I/O address mapping is summarized as follows:

READS:


Host I/O Address HA<15:0>	Actual Address Used	I/O
xxxx xxxx xxx1 xxxx (B)	\$0090 (H)	Footcontroller A/D Conversion Data
xxxx xxxx xxx0 111x (B)	\$008E (H)	Watchdog Timer Kick
xxxx xxxx xxx0 110x (B)	\$008C (H)	Switch Matrix Row and Soft Knobs
xxxx xxxx xxx0 101x (B)	\$408A (H)	(unused)
xxxx xxxx xxx0 100x (B)	\$0088 (H)	Clear Lexichip Overload Flag
xxxx xxxx xxx0 011x (B)	\$0086 (H)	(unused)
xxxx xxxx xxx0 010x (B)	\$0084 (H)	Status Register 2
xxxx xxxx xxx0 001x (B)	\$0082 (H)	Status Register 1
xxxx xxxx xxx0 000x (B)	\$0080 (H)	Status Register 0

WRITES:

Host I/O Address HA<15:0>	Actual Address Used	I/O
xxxx xxxx xxx1 xxxx (B)	\$0090 (H)	Foot Controller A/D Conversion Start
xxxx xxxx xxx0 111x (B)	\$008E (H)	Front Panel Display FIP
xxxx xxxx xxx0 110x (B)	\$008C (H)	Switch/Status LED Matrix Cols/Rows
x1xx xxxx xxx0 101x (B)	\$408A (H)	Set Host-to-Slave Interrupt Y
x0xx xxxx xxx0 101x (B)	\$008A (H)	Set Host-to-Slave Interrupt X
xxx xxxx xxx0 100x (B)	\$0088 (H)	Headroom LED rows
xxxx xxxx xxx0 011x (B)	\$0086 (H)	Control Register 3
xxxx xxxx xxx0 010x (B)	\$0084 (H)	Control Register 2
xxxx xxxx xxx0 001x (B)	\$0082 (H)	Control Register 1
xxxx xxxx xxx0 000x (B)	\$0080 (H)	Control Register 0

Front Panel Switches

The front-panel switches are arranged on the front-panel board as shown below.



Switches are arranged in a 4 row x 3 column matrix in which each column of 4 rows are read by:

1. Asserting one bit of the Switch Column (SWCOL<2:0>/) field of the SWITCH/LEDs MATRIX REGISTER (74HC574,U42).
2. Then reading the Switch Row (SWROW<3:0>) field of the the Switch Matrix Input Buffer (74HC541, U43).

The control register and the Switch Column Matrix Buffer are outlined follows:

Switch/LED Matrix Register (I/O location=\$000C Write-Only)

7	6	5	4	3	2	1	0
spare	spare	LDRW2	LDRW1	LDRW0/	SWC2/	SWC1/	SWC0/

Switch Matrix/Soft Knobs Input Buffer (I/O location = \$000C Read-Only)

7	6	5	4	3	2	1	0
SWROW3	SWROW2	SWROW1	SWROW0	SSNB	SSNA	ASNB	ASNA

Soft Knobs

Two 36-position 2-bit gray-code encoded knobs with detents are used to implement the SELECT and ADJUST Soft Knobs. The 2-bits of each (available by reading the Switch Matrix/Soft Knobs Input Buffer) are assigned as follows:

Switch Matrix/Soft Knobs Input Buffer (I/O location = \$000C Read-Only)


7	6	5	4	3	2	1	0
SWROW3	SWROW2	SWROW1	SWROW0	SSNB	SSNA	ASNB	ASNA

The encoded bits for the SELECT Soft Knob are SSNB and SSNA. The encoded bits for the ADJUST Soft Knob are ASNB and ASNA. As each knob is rotated clockwise, the sequence for each pair (SSNB:SSNA, and ASNB:ASNA) should be: LL, LH, HH, and HL, etc. in a rotating sequence. This can be observed at the inputs of the Soft Knobs Input Buffer (U43) pins 5 & 4, and 3 & 2 respectively.

Front Panel LEDs Switch-Status LEDs

On the front-panel board, green LEDs are physically embedded in each of 9 switch button-caps. These LEDs are matrix-driven determined by 6 register bits consisting of 3 columns and 3 rows. The columns are the same as those that drive the switch columns (SWCOL<2:0>/). The LED matrix columns and rows are determined by 6 bits of a 74HC574 Octal Register (U42). During operation, each column should individually be asserted for 2ms of a 6ms period. Transistors Q9, Q10, and Q11 source the needed current for each column. R147, R149 and R151 pull down each column when any respective transistor is off. Any LED within a column can be lit by asserting the corresponding rows (LEDROW<2:0>/) (asserted-low). When LED(s) are on, peak current through R153, R154, and R155 should be about 20 mA. As the control bit LEDSEN tri-states all the LED control register bits, all LEDs are off during reset. LEDSEN must be asserted before any LEDs can come on. The front panel switches and LEDs are arranged as shown below.

Status LED Column Grouping and Row Assignments




Switch/LEDs Matrix Register (I/O location = \$000C Write-Only)

7	6	5	4	3	2	1	0
spare	spare	LDRW2/	LDRW1/	LDRW0/	SWC2/	SWC1/	SWC0/

Headroom Indicator LEDs

The Headroom LEDs are matrix-driven determined by 2 columns of 5 rows. The columns and rows are determined by 7 bits of a 74HC574 Octal Register (U29). During operation, each column should individually be asserted for 2ms of a 4ms period. The two columns are LHRCOL/ for the left input level, and RHRCOL/ for the right input level. Transistors Q7 and Q8 provide the necessary current to drive each column's LEDs. R84 and R86 pull down each column when its respective transistor is off. LEDs within a column can be lit by asserting the corresponding rows (LED-24DB/R, LED-18DB/R, LED-12DB/R, LED-6DB/R, LEDOVRL/R). When LED(s) are on, peak current through R87-91 should be about 10.4mA. As the control bit LEDSEN tri-states all the LED control register bits, all LEDs are off during reset. LEDSEN must be asserted before any LEDs can come on. The headroom indicator LEDs are arranged as shown below.



Headroom Indicator LEDs

Column and row control bits are in the headroom LED register. They are summarized as follows:

HeadroomLED Register (I/O location = \$0008 Write-Only)

7	6	5	4	3	2	1	0
HIOUTLVL	RHRCOL/	LHRCOL/	LEDOVRLD/LED-6DDB/	LED-12DB	LED-18DB	LED-24DB	

Front Panel Display

The front panel alphanumeric display is a Futaba M202SD01HA, an intelligent vacuum fluorescent display module with 2 rows of 20 characters each. The module has its own display controller and is connected to the host system bus via an 8-bit data latch (U40). The display data write signal, DISPDWR/, is sourced from the I/O write decoder (74HC138 (U27)). It is inverted by a 74HC04 (U37) to be the latch signal DISPDWR for the 74HC573 (U40) which is the display data latch. When the signal is asserted, data from the host (HD<7:0>) flows through to source the display connector, then the display. When the signal is de-asserted, the latch is closed, and data should be held. This provides proper hold time for the display. DISPDWR/ goes to the display directly. DISPBSY is a handshake signal that, when asserted high, indicates that the display is busy. When the signal is low, it indicates that the display is ready to accept the next character or command. DISPBSY is monitored by the host via Status Register 1 bit 7 (U24 pin 9).

Display Data Buffer Latch (I/O location = \$000E Write-Only)

7	6	5	4	3	2	1	0
DISPD7	DISPD6	DISPD5	DISPD4	DISPD3	DISPD2	DISPD1	DISPD0

For more information, including the character set codes and cursor commands, see the Futaba Dot Matrix VFD Module M202SD01HA Instruction Manual.

Footpedal ADC

An Analog Devices ADC0804 (U23) performs 8-bit A-to-D conversion for the footpedal input. Note that this input (J11) can also be used as a footswitch input in addition to the dual footswitch input jack (J12).

Conversion is started by an I/O write to location \$0090. Conversion data is ready after the ADCDONE/ is asserted low (Status Register 0 bit 7) (U20). Conversion data is read by an I/O read from location \$0090. ADCEN/, the enable for both reads and writes, is sourced by a 74AC00 (U61) via a 91 Ω series-terminating resistor.

Footswitches

The stereo 1/4" jack at J12 provides input for two footswitches. The primary switch should be wired from the tip to the sleeve. (This is the circuit that is used on a mono-plug footswitch.) The secondary switch should be wired from the ring to the sleeve. Each one can be normally-open or normally-closed. The two inputs can also accept a 0-5V voltage level. FB15, C143, FB17 and C167 provide RFI isolation of the footswitches to prevent any high frequency signals from entering or exit the box. R125, R163, D31, D32, D34, D33 provide current limiting and overvoltage protection. R124 and R161 pull the inputs high when the circuit is open. FOOTSWT and FOOTSWR and the respective signals that go to Status Register 0 bits 7 and 0 for host processor monitoring.

MIDI

The MIDI interface in the PCM 90 complies with the MIDI specification. MIDI is implemented using the on-chip serial port of the V40 with buffering between it and the rear-panel 5-pin DIN jacks (J13-J15).

MIDI IN is accepted from J15. A 6N138/139 provides opto-isolation to source the buffered MIDI signal MIDIIN. This buffered signal goes to the RxD input of the V40 (U46 pin 34).

The unbuffered MIDIOUT signal is sourced from the TxD output of the V40 (U46 pin 35). It is then buffered by a 74HC14 schmitt trigger inverter (U58) and a 2N3904 transistor (Q12) before going to the MIDI OUT jack (J13).

MIDI THRU is sourced by a 74HC14 (U58) and a 2N3904 transistor (Q13) which is a buffered version of the MIDI input (MIDIIN). The MIDI THRU output is provided at the rear panel via J14. W5 provides selection between normal MIDI THRU operation of J14, and a special test mode. For normal operation, W5 should have a jumper shunt on pins 1 and 2. For testing, the jumper may be put on 2 and 3 to have the MIDI THRU jack duplicate the function of the MIDI OUT jack.

Analog I/O (Host Control Interface)

The following describes analog I/O control signals from the host. For further information, see Analog Circuitry.

The signals ADCAL and DACRST/ are host control signals going to the A-to-D converter and to the digital filter of the D-to-A converter circuit respectively. ADCAL must be asserted during power-up to calibrate A/D. Likewise, ADCAL must be deasserted for normal A-to-D operation. Note that DACRST/ must be released low for proper operation of the digital filter chip of the D-to-A converter circuit. (When DACRST/ is asserted low, it will still pass audio, but not to specification.)

Control Register 1 (I/O location = \$0001 Write-Only)

7	6	5	4	3	2	1	0
FIMTMSK/	DIOMSK/	LEDSEN	ADCAL	DACRST/	PRGINTP7	PRGINTP6	PRGINTP5

The MUTE/ signal when asserted (low) opens the analog output relays to prevent any audio glitches from reaching the analog outputs during power-up and power-down. Also, the MUTE/ signal, when asserted-low gates off analog input, analog output, and digital input serial streams. This gating is done by three sections of a 74HC08 AND gate (U47). When the MUTE/ signal is de-asserted (high), the analog output relay is closed, and the serial audio streams are enabled, allowing audio to pass through.

Control Register 0 (I/O location = \$0000 Write-Only)

7	6	5	4	3	2	1	0
HMRST	OUTLVL	MUTE/	DIORST/	FRCMOD	56KRST/	LEXRST/	SLVRST/

When the control signal HIOUTLVL is asserted (high), the +4 dBu setting for analog output level is selected. When HIOUTLVL is not asserted (low), the -10 dBu setting for analog output level is selected.

Headroom LED Register 1 (I/O location = \$0008 Write-Only)

7	6	5	4	3	2	1	0
HOOUTLVL	RHRCOL/	LHRCOL/	LEDOVRLD/	LED-6DB	LED-12DB	LED-18DB	LED-24DB

Digital I/O

The host is responsible for managing the channel status of the Crystal Semiconductor CS8412 digital audio receiver, and the Crystal Semiconductor CS8402 digital audio transmitter. Status Register 2 and Control Register 2 contain bits to monitor and set channel status bits received and transmitted respectively. More details on Digital I/O are given later in this chapter.

System WordClock Source Selection

The user can select from among three different wordclocks (sample-rates): 44.1kHz, 48kHz and External. An 11.2896 MHz crystal (Y3) is used to derive the 44.1kHz wordclock, and a 12.2880 MHz crystal (Y2) is used to derive the 48.0kHz wordclock. (Both crystal circuits use a 74HCU04 (U56,U45) as crystal drivers operating the crystal in its parallel resonance mode.) An on-chip PLL on the CS8412 (U19) digital audio receiver is used to derive External wordclock.

The following table outlines the options for the wordclock source under host control. Note that appropriate digital I/O bits need to be set accordingly.

CTRL2<7> SRSEL1	CTRL2<6> SRSEL0	Wordclock Source
0	0	Internal 44.1kHz
0	1	Internal 48kHz
1	0	External Sync from Digital Input
1	1	Disabled (DC tied low)

A 74HC253 (U44) multiplexer controls selection of sources. The multiplexer's output is 256FS. A 74HC74 dual flip-flop (U31), two 74HC161 counters (U32,U33), and a 74HC175 quad flip-flop divide down 256FS to other various wordclock-dependent clock signals. The following is a summary of these clock signals and their functions:

256FS	Other Variations: Frequency: Function:	PT256FS, 256FSA 256 x selected wordclock frequency (50% duty cycle) @44.1 KHz = 11.2896MHz; @48.0kHz = 12.2880MHz a. Goes to 74HC74 (U31) to divide clock down further. b. Goes to CS5389 A/D (U7) as its master input clock. c. Goes to DSP board connector (J17) for future functions.
128FS	Other Variations: Frequency: Function:	PT128FS 128 x selected wordclock frequency (50% duty cycle) @44.1kHz: 5.6448MHz; @48.0kHz: 6.1440MHz a. Goes to 74HC74 (U31) to divide clock down further. b. Goes to CS8402 digital audio transmitter (U22) as its master clock.
64FS	Other Variations: Frequency: Function:	PT64FS, 64FSB, 64FS/, 64FSA (inverted) 64 times the selected wordclock frequency (50% duty-cycle) @44.1kHz: 2.8224MHz; @48.0kHz: 3.0720MHz a. Goes to two 74HC161s (U33) and a 74HC175 (U30) to divide the clock down further. b. Goes to CS5389 A/D (U7), SM5813 digital filter (U12), and the Lexichip-2s (U29, U35) on the DSP board. c. Goes to CS8412 digital audio receiver (U19) and CS8402 digital audio transmitter (U22).

AIOFRAME	Frequency:	2 times the selected wordclock frequency (High going pulse once every 32 64FS bit clocks.)
	Function:	Goes to the Lexichip-2s (U29, U35) on the DSP board to mark the start of a sample frame. (2 frames/Wordclock period.)
WC/	Other variations:	WCA, CHSEL (inverted)
	Frequency:	User-selected Wordclock frequency of 44.1kHz, 48kHz, or External.
	Function:	<p>a. The falling edge of WC/ (or the rising edge of CHSEL) denotes the beginning of a sample period.</p> <p>b. Goes to Lexichip-2s (U29, U35) on the DSP board via connector J17 to interrupt or reset the processors to the first instruction of the sample-period's instruction sequence.</p> <p>c. WC/ goes to the CS5389 A/D to indicate, when low, that the serial audio data frame corresponds to the right channel. Otherwise it corresponds to the left channel.</p> <p>d. CHSEL goes to the SM5813 digital filter to indicate, when high, that the serial audio data frame corresponds to the right channel. Otherwise it corresponds to the left channel.</p>

System Reset Circuitry

PCM 90 reset circuitry consists of four functional blocks, three of which join together and generate the Master Reset (MRST/) signal. The Watchdog Timer, the +5V Monitor, the reset delay circuitry and the Reset Register. The reset circuitry has no provision for early detection of power failure. Therefore, if the +5V Monitor detects less than 4.3V, the hardware will immediately force reset.

After a successful power on and a delay of approximately 0.75 sec., the Host CPU reset, the Reset Register reset, and the UART reset are released. The outputs of the Reset Register, except the Host Master Reset (HMRST), are left in an active state. It is, therefore, the responsibility of the software to release reset for other devices after the reset cycle. The Host can assert Host Master Reset, causing the Watchdog Timer circuitry to create a reset pulse to prevent reset latchup.

Watchdog Timer

The main component of the Watchdog timer circuitry is a Monostable Multivibrator, U14 (74HC4538). The HC4538 has a very well defined trigger input. They are all edge sensitive and have hysteresis. This design takes advantage of that and the retrigger capability of the multivibrator. Kicks from the Host ensure that the Q output of the first device stays high, provided that the kicks occur in shorter intervals than the pulse width. If a kick does not happen within the required time period, the first device will time out and its output will change state from high to low, triggering the second device, which will generate a pulse which will cause C104 to discharge, resetting the system. After the reset pulse disappears, C104 will start charging, as during the power on cycle. The output of the +5V Monitor is also connected to the second MMV, through an AND gate, to ensure an instant reset pulse when power is interrupted. The HMRST signal is connected to the second device's positive edge input, thereby triggering a reset pulse when HMRST is asserted.

As the Watchdog timer circuitry is inactive after power on until it is kicked, the software has to deliver the first kick to activate the timer.

+5V Monitor: The +5V monitor U16 (Motorola MC34164) is a Micropower Undervoltage Sensing Circuit which triggers at +4.33V (+5V increasing) and +4.27V (+5V decreasing). It has an Open Collector output. This device is used to control the Battery Backup and Reset circuitry. The combination of R71 and R72 is selected to ensure minimum U17 VIH when C104 is fully discharged and the +5V monitor's output transistor is turned off.

All control registers are initialized with their outputs in a low state. Control Register 0 contains all other sub-system resets including resets for the digital I/O circuitry (DIORST/), SLVRSTX/, SLVRSTY/, and LEXCHIP-2 (LEXRST/) on the DSP board. HMRST is a control register bit which will, when set, reset the entire unit. When the unit is reset via HMRST, the control register itself will be cleared after a delay.

MUTE/ is another initialization related control bit. Like the other control bits, it powers up in the low state. This enables all muting circuitry, including holding the audio output relays in an open state. The MUTE/ signal, when asserted, isolates the outputs (both digital and analog) from any power-on/power-off glitches.

The following summarizes the bits involved reset and initialization in Control Register 0:

Control Register 0 (I/O location = \$0000 Write-Only)

7	6	5	4	3	2	1	0
HMRST	OUTLVLD	MUTE/	DIORST/	FRCMOD	56KRST/	LEXRST/	SLVRST/

Status Bits Summary

Host Status Register 0 (I/O location = \$0080 Read-Only)

7	6	5	4	3	2	1	0
FOOTSWT	SINGOUT/	CWRPROT	CARDDET/	CARDBVD2	CARDBVD1	spare	FOOSWR

FOOTSWT	Footswitch Jack Tip Input Level.
SINGOUT/	Single Analog Output Jack Status.
CWRPROT	PCMCIA Card Write Protect.
CARDDET/	PCMCIA Card Detect (Asserted-Low).
CARDBVD2	PCMCIA Card Battery Voltage Detect Bit 2
CARDBVD1	PCMCIA Card Battery Voltage Detect Bit 1
FOOSWR	Footswitch Jack Ring Input Level

Host Status Register 1 (I/O location = \$0082 Read-Only)

7	6	5	4	3	2	1	0
DISPBSY	LWAITY/	BATLOW	LEXCFLG/	SHINTY/	LWAITX/	reserved	SHINTX

DISPBSY	Front-Panel Display Busy Flag.
LWAIT/	
BATLOW	Battery-Low Condition for Non-Volatile SRAM.
LEXCFLG/	Lexichip X CCLK Flag (Asserted-Low)
SHINTY/	Slave Z80 Y to Host Interrupt
LWAITX/	Lexichip X WC wait line (Asserted Low)
SHINTX	DSP56002 Interrupt.
SHINT	Slave (Z80) X to Host Interrupt.

Host Status Register 2 (I/O location = \$0086 Read-Only)

7	6	5	4	3	2	1	0
ADCDONE/	ERF	F2/IGC	F1/ORG	F0/C3/	E2/C2/	E1/C1/	E0/C0/

ADCDONE/	Footpedal ADC done. (Asserted-low)
----------	------------------------------------

The following bits are explained in more detail in the Digital I/O Receiver section.

ERF	Digital I/O Receiver Error Flag.
F2/IGC	Digital I/O Receiver Frequency Reporting Bit 2/ Ignorant Category Bit.
F1/ORG	Digital I/O Receiver Frequency Reporting Bit 1/ Original Bit
F0/C3/	Digital I/O Receiver Frequency Reporting Bit 0 / CS3/
E2/C2/	Digital I/O Receiver Error Condition Bit 2 (asserted high)/ CS2/ (asserted low)
E1/C1/	Digital I/O Receiver Error Condition Bit 1 (asserted high)/ CS2/ (asserted low)
E0/C0/	Digital I/O Receiver Error Condition Bit 0 (asserted high / CS2/ (asserted low)

Control Bits Summary**Control Register 0 (I/O location = \$0080 Write-Only)**

7	6	5	4	3	2	1	0
HMRST	OUTVLD	MUTE/	DIORST/	SLVRSTY/	reserved	LEXRST/	SLVRSTX/

HMRST	Host Master Reset.
OUTVLD	Digital Output Valid Bit.
MUTE/	Mute Analog I/O (asserted low)
DIORST/	Digital I/O Circuitry Reset (Asserted Low)
SLVRSTY/	Slave Z80 Y Reset (Asserted Low)
LEXRST/	Lexichip-2 Reset (Asserted Low)
SLVRSTX/	Slave Z80 X Reset (Asserted Low)

Control Register 1 (I/O location = \$0082 Write-Only)

7	6	5	4	3	2	1	0
SHYIMSK/	DIOIMSK/	LEDSEN	ADCAL	DACRST/	PRGINTP7	PRGINTP6	PRTGINTP5

SHYIMSK/	Slave-to-Host Interrupt Y Mask (Asserted Low)
DIOIMSK/	Digital Input Interrupt Mask
LEDSEN	Front-Panel LEDs enable
ADCAL	A-to-D Converter Calibrate
DACRST/	D-to-A Converter Reset (asserted low)
PRGINTP7	Programmable Interrupt Priority 7
PRGINTP6	Programmable Interrupt Priority 6
PRGINTP5	Programmable Interrupt Priority 5

Control Register 2 (I/O location = \$0084 Write-Only)

7	6	5	4	3	2	1	0
SRSEL1	SRSELO	DIOCSSEL	OUTCS15/	OUTCS3/	OUTCS2/	FC1	FC0

The following bits are explained in more detail later in this section.

SRSEL1:0	Wordclock Source Selection Bits 1:0
DIOCSSEL	Digital I/O Receiver Channel Status Select.
OUTCS15/	Digital I/O Transmitter Channel Status Bit 15 Output (asserted low)
OUTCS3/	Digital I/O Transmitter Channel Status Bit 3 Output (asserted low)
OUTCS2/	Digital I/O Transmitter Channel Status Bit 2 Output (asserted low)
FC1:0	Digital I/O Transmitter Frequency Control Bits 1:0.

Control Register 3 (I/O location = \$0086 Write-Only)

7	6	5	4	3	2	1	0
CREG/	DISCARD/	FLASHVEN	MPINSRAM	CA19	CA18	CA17	CA16

CREG/	PCMCIA Register Select (Asserted-Low)
DISCARD/	Disable PCMCIA Card Drivers (Asserted-Low)
FLASHVEN	Flash ROM VPP Enable
MPINSRAM	Map In RAM to reserved ROM space
CA<19:16>	PCMCIA Card Address <19:16> (Page Address)

The PCM 90's DSP board is Lexicon's proprietary digital signal processing module. It does not contain any servicable parts. Contact an authorized repair facility, or Lexicon Customer Service for exchange or repair.

DSP Board Circuitry

The digital I/O circuit implements the S/PDIF digital audio I/O interface via rear panel RCA jacks. One jack provides S/PDIF Digital Input (J10-White), and the other S/PDIF Digital Output (J10-Red). The circuit features two Crystal Semiconductor ASICs: the CS8412 digital audio receiver (U19), and the CS8402 digital audio transmitter (U22).

Digital I/O

Digital Audio Receiver Circuit

A Crystal Semiconductor CS8412 (U19) is used to implement the digital audio receiver. It is a monolithic CMOS circuit that receives and decodes digital audio data which has been encoded according to AES/EBU/EIAJ CP-340 consumer format interface standards. It contains a RS422 differential line receiver, data recovery logic, and a clock recovery circuit that utilizes an on-chip phase-locked loop.

S/PDIF input is accepted by J10 and is RFI isolated by C130. A 1:5 transformer (TX2) is used for DC isolation and also to boost the input signal by a factor of five. R110 is used to provide the proper input impedance of 75Ω ($374/5=75$) to the input. It also provides the differential voltage to the CS8412 RS422 inputs via C127 and C128. Decode of S/PDIF input format, which is biphasic encoded, is provided by the CS8412. The resulting audio data is output by the SDATA pin in a synchronous serial format. 64FSB is the serial bit clock with WCA/ that provides the audio channel framing.

The CS8412 locks onto the frequency of the incoming S/PDIF signal with its internal PLL. R93 and C112 provide the external glue for the PLL Filter. C110, C111, and R92 provide power supply isolation and bypass capacitance for the CS8412's PLL circuitry and other analog circuitry. The output of the PLL, the MCK pin, sources the signal 256FSPLL. When external lock is selected by the 74HC253 Multiplexer (U44), this serves as a master clock for all digital audio clocking. This clock has 256 pulses per wordclock period.

The CS8412 has individual output pins for the more popular channel status bits. The function of Host Status Register 2 bits 5:0 is determined by DIOCSSEL (Control Register 2 bit 5). If DIOCSSEL is high, Status Register 2 bits 5:0 are channel status bits. When DIOCSSEL is high DIOCSSEL/ should be low clearing the output of the 74HC74 (U35) that sources the CS12 pin of the CS8412. This ensures that the channel status corresponds to sub-frame 1 (as opposed to sub-frame 2). If DIOCSSEL is low, those bits become Error Condition and Frequency Reporting bits. In either case, Status Register 2 bit 6 indicates an digital audio receiver error condition detected by the CS8412. This is outlined in the following table:

Host Status Bit	DICSSEL	Function	
STAT2<0>	0	E0	Error Condition bit 0
STAT2<1>	0	E1	Error Condition bit 1
STAT2<2>	0	E2	Error Condition bit 2
STAT2<3>	0	F0	Frequency Reporting bit 0
STAT2<4>	0	F1	Frequency Reporting bit 1
STAT2<5>	0	F2	Frequency Reporting bit 2
STAT2<6>	X	Error Flag	
STAT2<0>	1	C0/	Professional Flag (asserted low) (should be high)
STAT2<1>	1	C1/	Non Audio (asserted low)
STAT2<2>	1	C2/	Copy Inhibit (asserted low)
STAT2<3>	1	C3	Emphasis (asserted low)
STAT2<4>	1	ORIG	Channel Status Encoding indicating Original
STAT2<5>	1	IGCAT	Ignorant Category Channel Status Encoding

DIOCSSEL/, when asserted low, gates GTREFCLK low to the CS12 pin of the CS8412 so that sub-frame 1's channel status is output from the channel status pins.

The Error Flag signal is gated by the Digital I/O Interrupt Mask (DIOIMSK/) with a 74HC08 AND gate (U47). The signal, after being buffered by a 74HC32 OR gate (U34), sources the V40's Non-Maskable Interrupt (HNMI). (The other input to U34 should always be low.) When DIOIMSK/ is high, ERF can trigger the V40's NMI. At that time, the type of error condition can be determined by reading the Error Decode bits. (When doing so, DIOCSSEL, Control Register 2 bit 5, must be set low.) When an error occurs, the corresponding error decode is latched. Since only one error can be indicated at any given time, there is a priority associated with each error code. Validity has the lowest priority while No-Lock has the highest priority. The error code is cleared by bringing the SEL pin of the CS8412 (U19) high for more than eight MCK cycles. From the V40's perspective, this is done by keeping DICSSEL high for 12 T-states or 3 instructions cycles. The following table describes the error conditions:

E2	E1	E0	Error	Comments
0	0	0	No Error	
0	0	1	Validity Bit High	Validity bit for a previous sample was high since the last clearing of the error codes
0	1	0	Confidence Flag	The received data eye opening is less than half a bit period, indicating a poor transmission link
0	1	1	Slipped Sample	A stereo sample has been dropped or re-read due to differences in internal vs. external sample rates
1	0	0	CRC Error (Pro only)	N/A
1	0	1	Parity Error	Incoming sub-frame does not have even parity as specified by digital audio interface standards
1	1	0	Biphase Coding Error	Biphase coding violation occurred
1	1	1	No Lock	PLL is not locked on incoming data stream. Lock is lost after not receiving 4 consecutive frame preambles


The frequency reporting bits are status bits from the CS8412 (U19) that indicate the sample rate of the incoming digital input. When digital input is selected, the system sample-rate should lock to the sample-rate of the incoming signal. In this case, one of three sample-rates is supported: 44.056kHz, 44.1kHz and 48kHz. (32kHz is accepted and will be locked to, but none of the DSP algorithms support it.) The frequency reporting bits' status is the result of a measurement by an internal circuit that uses a 6.144MHz clock as a reference. This reference is supplied by a 74HC74 (U35) that divides down the output of the 12.288 MHz crystal oscillator circuit. If all three frequency reporting bits are zero, it indicates that the incoming sample-rate is out-of-range. Note that the No-Lock condition, indicated by the Error Decoding bits, is a separate condition from being out-of-range. In either case, audio is muted. The CS8412 receiver outputs zeros upon loss of lock, and outputs the previous valid data for each channel upon detection of an error condition. To meet the Level 2 (Normal Accuracy Mode) specification, of the EIAJ CP-340 standard, only the 400 ppm tolerance is acceptable. Otherwise, the PCM 90 should be considered out-of-lock or going-out-of-lock. The decoding of the frequency reporting bits are summarized in the following table:

F2	F1	F0	Sample Frequency
0	0	0	Out of Range
0	0	1	48kHz +4%
0	1	0	44.1kHz +4%
0	1	1	32kHz +-4%
1	0	0	48kHz +-400ppm
1	0	1	44.1kHz +-400ppm
1	1	0	44.056kHz +-400ppm
1	1	1	32kHz +-400ppm

Digital Audio Transmitter Circuit

A Crystal Semiconductor CS8402 (U22) is used to implement the digital audio transmitter. The CS8402 accepts 24-bit serial audio data (DIOSDOUT) from the DSP56002 on the DSP board. The audio data is then encoded with parity into a biphasic-mark bit stream which is driven out through an RS422 line driver. At the output, R89 and R99 provide the proper output impedance of 75Ω. There is provision for an optional 1:1 output transformer at location TX1. Terminals DO+ and DO- are provided to feed a floating jack if transformer isolation is desired. (In which case, the DO- connection to ground should be cut.) The serial input to the CS8402 is hard-wired to Format 1. Format 1 is outlined as follows:

1. Has a sync signal FSYNC which is high for the entire left frame, and low for the entire right frame.
2. Serial data is MSB first
3. Data is sampled on the falling edge of the serial bit clock pin SCK. (Which is 64FS.)



CS8402 Audio Serial Port
Format

The CS8402 outputs the appropriate channel status depending on the host V40's setting of Control Register 2 bits 4:0. DICSSSEL (Control Register 2 bit 5) determines the function of the Status Register 2 bits 5:0.

Digital Audio Transmitter Control Bits

Host Control Bit	Function	
CTRL2<0>	FC0	Frequency Control bit 0
CTRL2<1>	FC1	Frequency Control bit 1
CTRL2<2>	CS2/	Copy Inhibit Out (asserted low)
CTRL2<3>	CS3/	Emphasis Out (asserted low)
CTRL2<4>	C15	Generation Status (asserted low)
CTRL2<5>	DICSSSEL	Digital Input Channel Status Multiplexer Select

There are two sets of control bits that specify sample-rate: the Frequency Control bits (FC<1:0>), and the Wordclock Select Bits (SRCSEL<1:0>). The Frequency Control bits set the appropriate channel status corresponding to the system sample-rate to be output from the digital output. Note that these bits are only to set channel status, *not* the actual sample-rate. Selecting the system sample-rate is done with the wordclock source select bits: SRCSEL<1:0> (Control Register 2 bits 7:6). The two sets of bits, however, should be consistent. Software sets the appropriate bits depending on whether an internal sample-rate or an external sample-rate reference is used, and depending also on which sample-rate is selected or detected. The following two tables outline the function of the Frequency Control Bits, and the Wordclock Source Select Bits.

Digital Output Sample Frequency Encoding

FC1	FC0	Function	CS24	CS25
0	0	44.1kHz Encoding for Channel Status Output	0	0
0	1	48kHz Encoding for Channel Status Output	0	1
1	0	32kHz Encoding for Channel Status Output*	1	1
1	1	44.1kHz Encoding for CS Output, CD Mode*	0	0

*Not supported

System Wordclock Source Selection

CTRL2<7> SRSEL1	CTRL2<6> SRSELO	Wordclock Source
0	0	Internal 44.1kHz
0	1	Internal 48kHz
1	0	External Sync from Digital Input
1	1	Disabled (DC tied low)

CS8402 is reset by the host control bit DIORST/. This signal is asserted low on power-up and, therefore, will not pass through audio until the host releases this signal after DSP code is loaded. In that case, the CS8402's internal transmit timing counters are not enabled until eight and one-half 64FS clocks after the first active edge of FSYNC after DIORST/ is released. On a power-fail condition (which happens on power-down and brown-out conditions), DIORST/ should be asserted. When DIORST/ is asserted, the differential line drivers of the CS8402 are set to ground. Though this cuts off the digital output mid-stream, it should not send speaker-damaging signals to the box receiving the PCM 90's digital output. It is up to the receiving box to handle a lost digital input gracefully. (In the PCM 90, the CS8412 receiver outputs zeros upon loss of lock, and outputs the previous valid data for each channel upon detection of an error condition.)

Analog Circuitry **Analog Inputs**

Two combined 3-pole XLR and 1/4 inch tip/ring/sleeve phone jacks (J1,2) are provided for balanced or unbalanced sources. A balanced signal may be applied across the tip and ring, whereas an unbalanced source will ground the ring automatically when using a tip/sleeve plug. The jacks are wired to insure a balanced or an unbalanced mono signal will be applied to both left and right channels from either input. 150 pF ceramic disk caps and ferrite beads are included for RFI suppression.

Input Amplifier

A dual op amp (U1) provides the required gain and buffering for each analog source. A 4-pole double-throw switch (SW1), located on the rear panel, reconfigures the input stage from a balanced input with 0dB gain to an unbalanced non-inverting stage with 20dB of gain. 49.9 k Ω , 1% resistors are used to insure 100 k Ω input impedance and 40 dB of common mode rejection in balanced mode. Nonpolar 10 uF capacitors block any DC bias on the incoming signals from affecting the performance of the input stage. Overvoltage protection for the op amp is provided by the series 100 ohm resistors and 1N4148 diodes.

The outputs of the input amplifiers go through another set of DC blocking caps before going to the input level pot (R201) on a separate PC board. The caps serve to prevent any DC offset due to the op amps' bias currents from affecting the quietness of the level pot or introducing bias in the A to D conversion.

A/D Conversion

After the input level pot, the left and right signals return to the main board and encounter series 470 Ω resistors. These resistors, in conjunction with 1N4148 diodes, limit the signal amplitude to ± 5 volts. Two dual op amps (U5,6) perform the signal preconditioning and provide the low output impedance required by the A/D converter. These op amps operate off ± 5 volt rails to insure signal levels do not exceed the maximum specified for the converter.

Each signal passes through non-inverting amplifiers with 12dB of gain. In addition, unity gain inverting amplifiers help create the balanced signal required by the A/D converter. Each op amp stage is bandwidth limited to 320kHz. These outputs drive a one-pole low pass filter to limit aliasing during conversion.

Conversion is performed by a stereo monolithic 18-bit Delta-Sigma CS5389 A/D converter (U7). This device uses a single-bit sampler operating at 64x the sample rate (oversampling) and a 5th-order noise shaping filter. This filter pushes the granularity noise beyond the audio spectrum. A digital decimation filter removes this high frequency noise and reduces the word rate to 18 bits. A differential architecture on the converter's front-end improves noise rejection.

The CS5389 has a serial data interface which requires a master clock (256FSA), bit clock (64FSA), and left/right framing signal (WCA). Data (AIOSDIN) is MSB first, and is located at the beginning of each frame. Sample rates of 44.1kHz and 48kHz are supported. An active high, calibration signal (ADCAL) is asserted during power up and whenever the sample rate is changed. This initializes the converter's calibration cycle. Data from the converter is discarded for the first 100ms after ADCAL goes low due to the calibration process

D/A Conversion

Digital-to-analog conversion tasks are shared by an 8x oversampling digital filter (U12) and 18-bit AD1865 stereo DAC (U11). The digital filter performs noise shaping and linear interpolation on the incoming audio data by incorporating three FIR filters. The 8x upsampled data for the left and right audio channels is passed to the DAC simultaneously to eliminate phase skew.

The digital filter accepts 16-bit data in a serial format and requires a master clock (256FSA), bit clock (64FSA), and left/right framing signal (CHSEL). Data (AIOSDOUT) is MSB first, and, unlike the A/D converter, is located at the end of each frame. Note that the framing signals, CHSEL and WCA/, are out of phase for the D/A and A/D conversions, respectively, in order to maintain the proper phase relationships with either analog or digital audio sources. Reset (DACRST/) is asserted low during power cycling.

The digital filter outputs two 18-bit words via the DAC's serial port. A bit block (BCKO), framing signal (WCKO) and left (DOL) and right (DOR) audio data are provided by the digital filter's serial interface. Here the data is MSB first and shifted out at the beginning of each frame.

Two trimpots (R52, R54) are provided for adjusting the MSB which permits optimization of low level THD performance. A description on how to perform this adjustment is given in the Performance Verification section of this manual. Low order high pass filtering is provided by the 100 pF capacitors in the DAC's internal op amps' feedback loop. The 10 uF series capacitors block any DC offsets created by any DSP algorithms.

Output Filtering

The DAC output signals pass through low pass filters, composed of a dual op amp (U10) and its associated components. A 3rd-order, non-inverting Butterworth filter topology with 6dB of gain and -3dB point at 50kHz is used to maintain a flat response in the audio bandwidth. This circuitry attenuates the image found at 8x above the sampling frequency.

Output Level Switching

Two J108 FETs (Q15 and Q17) provide the ability to attenuate the output signals by 14dB. The FETs act like switches which activate voltage dividers (R191, R193, R186 and R185) by shorting R193 and R185 to ground. The impedance of these resistors, combined with the FETs on-resistance, determine the amount of attenuation.

The FETs are controlled by a 2N3906 transistor (Q16). When HIOU TLVL is high, Q16 turns off. A negative voltage is applied to the gates of the FETs through R188, which turns the FETs off. A high impedance develops across each FET, which, when applied in series with R193 and R185, does not decrease the analog signal levels. However, with HIOU TLVL low, Q16 turns on. A small positive voltage is applied to each gate by the voltage divider R197 and R188, thereby turning the FETs on. This action shorts R193 and R185 to ground, which attenuates the analog signals prior to each output stage.

Balanced Output Amplifiers

Two SSM2142 balanced line drivers are employed as output amplifiers (U8,9). These devices have an internal gain of 6dB, which is maintained when driving single-ended loads, as long as the unused output is shorted to ground. 10 Ω resistors and 4.7 μ F tantalum capacitors reduce noise induced by ripple in the supply rails. 150 pF and 47 μ F non-polar capacitors help eliminate DC offsets and increase AC noise rejection. 1N4148 diodes and series 75 Ω resistors provide overvoltage protection.

Analog Outputs

Two 1/4 inch tip/ring/sleeve phone jacks (J5,6) and two XLR jacks (J20, 21) can accommodate balanced and unbalanced configurations. Ferrite beads and 150 pF ceramic disk caps are included for RFI suppression.

The left and right analog output signals are mono-summed in the DSP domain when the SINGOUT/ signal is enabled (active low). SINGOUT/ is disabled only when phone plugs are inserted into both analog output jacks. Because the jacks are wired for AND logic, inserting a single plug into either jack automatically changes the output signal to mono.

Output muting is accomplished by miniature relays (RY1,2) controlled by MUTE/. When MUTE/ is low, Q1 turns off, breaking the current path to the relay coils, thereby shorting the analog outputs to ground. Likewise, when MUTE/ is high, Q1 turns on, activating the relays and connecting the stereo output signals to the output jacks.

Power Supply

A universal input switching power supply supplies all needed voltages. It operates over an input range of 85 to 265 VAC, 50-60Hz and produces three output voltages: +5 VDC @ 5 Amps, +15 VDC @ 2 Amps and -15 VDC @ 0.5 Amps. The +5 volt supply is used for all the digital circuitry while the \pm 15 volt supplies are required for the analog circuitry and converters.

The AC voltage is connected by a 2-pin connector located toward the rear of the unit. A 6-pin connector at the opposite end of the supply accommodates the DC output voltages and returns. A cable assembly brings the supply voltages over to the main board. +5 VDC and digital ground connections to the main board are made near the power supply, while the \pm 15 VDC and analog ground connect near the analog I/O jacks.

The power supply is not field serviceable. Contact an authorized repair facility, or Lexicon Customer Service for exchange or repair. A 1.5 Amp Slo Blo fuse is incorporated on the module's AC input side. Always replace with a fuse of identical rating.

Analog Power Distribution

The ± 15 VDC rails pass through a π filter to reduce high frequency noise before they are distributed to any analog circuitry. After this filter, the ± 15 VA rails go to the appropriate components, including three voltage regulators. Two voltage regulators (U2,3) are used to produce ± 5 VA for the op amps that drive the A/D converter's analog inputs as well as the analog supplies required by the A/D and D/A converters. A third regulator (U4) generates +5VP, which is needed for the A/D and D/A converters' digital supply.

Digital Power Distribution

+5VDC is supplied pre-regulated to all digital circuitry on the host board (including the DSP board connector) via J18. C180 and C184 serve as low-frequency bypass capacitors, and C181 serves as a high-frequency bypass capacitor local to the power-supply connection. A few dozen other high-frequency bypass capacitors (.01 uF and .1 uF) are scattered through the digital circuitry.

Signal Names

2FS	Digital Audio Clock (2x Wordclock)	CHSEL	Channel Select (1x Wordclock)
16FS	Digital Audio Clock (16x Wordclock).	COE/	PCMCIA Card Output Enable
64FS	Digital Audio Clock (64x Wordclock)	CSHINT/	Clear Slave-to-Host Interrupt
64FSA	Analog Clock (64x Wordclock)	CTRL3..0WR/	Control Register 3 thru 0 Write Enable
128FS	Digital Audio Clock (128x Wordclock)	CVCC	PCMCIA Card Vcc
256FS	Digital Audio Clock (256x Wordclock)	CVCCVPP	PCMCIA Card Vcc / Vpp
256FSA	Analog Clock (256x Wordclock)	CWE/	PCMCIA Card Write Enable
256FS48	Wordclock Oscillator Output for 48 kHz sampling rate	CWP	PCMCIA Card Write Protect
256FS441	Wordclock Oscillator Output for 44.1 kHz sampling rate	CWRPROT	PCMCIA Card Write Protect
		DACRST/	DAC Reset
-15VA	-15 Volts Analog	DIOCSSSEL/	Digital I/O Channel Status Select
-5VA	-5 Volts Analog	DIOIMSK/	Digital I/O Interrupt Mask
+5VA	+5 Volts Analog	DIOINT	Digital I/O Interrupt
+5VD	+5 Volts Digital	DIOREFCLK/	Digital Input Reference Clock
+5VP	+5 Volts Post-regulated	DIOSDIN	Digital I/O Serial Data Input
+15VA	+15 Volts Analog	DIOSDOUT	Digital I/O Serial Data Output
+15VDU	+15 Volts Digital Unfiltered	DISCARD	Disable PCMCIA Card
		DISIGN	Digital Input (-)
ADCAL	ADC Calibration Enable	DISIGP	Digital Input (+)
ADCDONE/	Footpedal ADC Conversion Done Signal	DISPBSY	Display Busy
ADCEN/	Foot Controller ADC Enable	DISPD<7:0>	Display Data Bus
AIOFRAME	Analog I/O Framing Signal	DISPDWR	Display Data Write
AIOSDIN	Analog I/O Serial Data Input	DISPDWR/	Display Data Write Enable
AIOSDOUT	Analog I/O Serial Data Output	DISPTST/	Display Test Mode
ASNA	Adjust Soft Knob A	DMEMOP/	DRAM Memory Operation
ASNB	Adjust Soft Knob B	DOSIGP	Digital Output
BATLOW	Battery Low Signal	DSPHEN/	DSP Host Enable
BFREGEN/	I/O Buffer/Register Enable	DSPINT	DSP Interrupt
BVD<2:1>	PCMCIA Battery Voltage Status	ECHSEL	Early Channel Select
CA<19:0>	PCMCIA Card Address	ERF	Digital Input Error Flag
CARDBUS	PCMCIA Card Bus	E0/C0/	Error/Channel Status Bit 0
CARDDET/	Card Detection	E1/C1/	Error/Channel Status Bit 1
CARDEN/	PCMCIA Card Slot Enable	E2/C2/	Error/Channel Status Bit 2
CARDENB/	Buffered Card Enable	FC<1:0>	Digital Output Frequency Control Status Bits
CD<7:0>	PCMCIA Card Data	FOOTSWT	Footswitch Jack Tip Input
CDET1/	PCMCIA Card Detect 1	FPASNA	Front-Panel Adjust Soft Knob A
CDET2/	PCMCIA Card Detect 2	FPASNB	Front-Panel Adjust Soft Knob B
CE1/	PCMCIA Card Enable 1	FPDRNG	Footpedal Jack Ring Input
CE2/	PCMCIA Card Enable 2	FPDTIP	Footpedal Jack Tip Input
CLOVRL/	Clear Lexichip Overload Line	FPINT	Front Panel Interrupt
		FPSSNA	Front-Panel Select Soft Knob A

FPSSNB	Front-Panel Select Soft Knob B	LHRCOL	Left Headroom Column Strobe
FSDIV2	Wordclock ÷ 2	LEDROW<2:0>/	LED Row Lines
F0/C3/	Digital Input Frequency Reporting Bit 0 / Channel Status Bit 3	LEDSEN	LED Buffers Enable
F1/ORG	Digital Input Frequency Reporting Bit 1 / Original Bit	LEXCFLG/	Lexichip CCLK Flag
F2/IGC	Digital Input Frequency Reporting Bit 2 / Ignorant Category	LIN	Left Analog Audio Input (post level control)
GTAIOSDIN	Gated AIOSDIN	LOGICHI	LogicHigh
GTREFCLK	Gate Digital Input Reference Clock	LOGICLO	Logic Low
HA<19:0>	Host Address Bus	LOUT	Left Analog Audio Output (from DAC)
HACK/	Host DMA Acknowledge	LOVLDP/	Lexichip Overload Pulse
HAD<7:0>	Host Multiplexed Address/Data Lines	LWAITX/	Lexichip X WC Wait Line
HASTB	Host Address Strobe	LWAITY/	Lexichip Y WC Wait Line
HASTBQ	Clock-Delayed version of HASTB	MAPINSRAM	Map In SRAM.
HAUB<19:12>	Unbuffered Host Address Lines	MIDIIN	MIDI Input Serial Data
HBEN/	Host Bus Enable	MIDIINTHRU	Buffered MIDI Input for MIDI THRU
HBR/W	Host Bus Read-Not Write	MIDIOUT	MIDI Output Serial Data
HBS<2:0>	Host Bus Status	MIDITHOUT	MIDI Output for THRU Jack Testing
HBSQ0	Clock-Delayed Host Bus Status 0	MIDITHRU	MIDI THRU
HBSQQ0	Double Clock-Delayed Host Bus Status 0	MUTE/	Analog Output Mute
HBWR/	Host Bus Write Enable (Asserted Low)	NVRAMEN	Non-Volatile RAM Enable
HBW/RQ	Clock Delayed version of Host Bus Write-Not Read	OUTCS<15,3,2>	Output Channel Status Bits 15, 3 and 2
HCAS/	Host DRAM Column Address Strobe	OUTVLD	Digital Output Validity Bit
HCLK	Host Clock	PGAIOSDOUT	Pre-Gated AIOSDOUT
HD<7:0>	Host Data Bus	PGDIOSDOUT	Pre-Gated DIOSDOUT
HDRA<9:0>	Host DRAM Address Lines	PREBCWE/	Pre-Buffered Version of Card Write Enable
HIORD/	Host IO Read Enable	PRGINT7..5	Programmable Interrupts 7 thru 0
HIOUTLVL	High Output Level Enable	PT64FS	Pre-terminated 64FS
HIOWR/	Host IO Write Enable	PT128FS	Pre-terminated 128FS
HIOWRQ/	Clock-Delayed version of HCB-HIOWR/.	PT256FS	Pre-terminated 256FS
HIOWRQQ/	Double Clock-Delayed version of HCB-HIOWR/	PTHCLK	Pre-terminated version of HCB-HCLK
HMRD/	Host Memory Read	PTHDRRA<9:0>	Pre-terminated DRAM Address Lines
HMRDQ/	Clock-Delayed version of HCB-HMRD/	PTHIORD/	Pre-terminated version of HCB-HIORD/
HMRD2Q	Double Clock-Delayed version of HCB-HMRD	PTHIOWR	Pre-terminated version of HCB-HIOWR/
HMRD3Q	Triple Clock-Delayed Host Memory Read	PTHMRD/	Pre-terminated version of HCB-HMRD/
HMRST	Host Master Reset Control Bit	PTSELCA	Pre-terminated version of Select Column Address
HMWR/	Host Memory Write	PTWC/	Pre-terminated Wordclock
HNMI	Host Non-Maskable Interrupt	PWR_OK	Power OK
HRAS/	Host DRAM Row Address Strobe	QNVRAMEN/	Qualify Non-Volatile RAM Enable
HREFREQ/	Host Refresh Request	RHRCOL	Right Headroom Column Strobe
HREQ	Host DMA Request Line	RIN	Right Analog Audio Input (post level control)
HREQQ	Host DMA Request	ROUT	Right Analog Audio Output (from DAC)
HRLEDWR/	Headroom LEDs Write Enable	SBUSEN/	Slave Bus Enable
HROMEN/	Host ROM Enable	SHINTY	Slave-to-Host Interrupt Z80 Y
HSTSLVCB	Host-Slave Control Bus	SHSINT/	Set Slave-to-Host Interrupt
HTC/	Host DMA Transaction Complete	SHYIMSK/	Slave-to-Host Interrupt Y Mask
HWAIT/	Host Wait Enable	SINGOUT/	Single Analog Output Enable
HX2..1	Host Crystal Oscillator Signals	SLVRSTX/	Slave Reset Z80 X
INLVL+	Footpedal ADC Input Level	SLVRSTY/	Slave Reset Z80 Y
LARWR/	LEDs Row and Column / Switch Column Register Write Enable.	SPDIFIN	SPDIF Digital Input
LED-6DB/	Headroom LED -6dB Row Line	SPDIFOUT	SPDIF Digital Output
LED-12DB/	Headroom LED -12dB Row Line	SRSSEL<1:0>	Wordclock Source Select Lines
LED-18DB/	Headroom LED -18dB Row Line	SSNA	Select Soft Knob A
LED-24DB/	Headroom LED -24dB Row Line	SSNB	Select Soft Knob B
LEDOVRLD/	Headroom LED Overload Row Line	STAT2..0RD/	Status Register Read Enable 2 thru 0
LEXRST/	Lexichip Reset	SWCOL<2:0>	Switch Column Strobe Bits
		SWROW<3:0>	Switch Row 3 thru 0
		VRAM	Non-Volatile SRAM Power
		VREFADC	Footpedal ADC Voltage Reference
		WCA/	Analog Wordclock
		WDKICK/	Watchdog Timer Kick

Parts List

DSP BOARD

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
ASSEMBLED BOARD				
022-10361	PL,DSP BD ASSY,PCM-90	1		
DIGITAL IC				
330-07538	IC,DIGITAL,PEAK DETECT,PDC412	1		U1
330-09350	IC,DIGITAL,LEXICHIP 2A	2		U2,35
CRYSTALS				
390-09791	CRYSTAL,25.8MHZ	1		Y1
390-10382	CRYSTAL OSC,1/2,20.000MHZ	1		U30
PC MNT CONN				
510-09784	CONN,POST,100X025,36X2FCG,TEMP	1		J1

HOST BOARD

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
TRIM RESISTORS				
201-04756	RES,TRM,20T,PC,100K OHM,SA,CER	2		R52,54
CARBON FILM RES				
202-00505	RES,CF,5%,1/4W,10 OHM	8		R31,34-37,92,115,182
202-00509	RES,CF,5%,1/4W,47 OHM	9		R114,126,133-138,172
202-00510	RES,CF,5%,1/4W,51 OHM	5		R17,20,24,25,33
202-00518	RES,CF,5%,1/4W,220 OHM	6		R123,160,162,164, R165,168
202-00520	RES,CF,5%,1/4W,270 OHM	5		R87-91
202-00523	RES,CF,5%,1/4W,390 OHM	2		R78,179
202-00524	RES,CF,5%,1/4W,470 OHM	4		R29,30,130,171
202-00529	RES,CF,5%,1/4W,1K OHM	23		R61,70,73,74,76,82,83, 85,93,109, R128,139,141,144,147-152, 174, R180,181
202-00534	RES,CF,5%,1/4W,2.2K OHM	9		R75,84,86,156-159,166,167
202-00542	RES,CF,5%,1/4W,4.7K OHM	2		R71,187
202-00549	RES,CF,5%,1/4W,10K OHM	25		R43,49,79-81,94,95,97,107,108 R116-122,127,131,173,175-178,190
202-00561	RES,CF,5%,1/4W,36K OHM	4		R72,106,188,189
202-00563	RES,CF,5%,1/4W,47K OHM	3		R62,124,161
202-00570	RES,CF,5%,1/4W,100K OHM	1		R112
202-00576	RES,CF,5%,1/4W,200K OHM	2		R51,55
202-00579	RES,CF,5%,1/4W,470K OHM	4		R50,53,68,69
202-00580	RES,CF,5%,1/4W,1M OHM	5		R132,183,184,192,194
202-00581	RES,CF,5%,1/4W,10M OHM	2		R129,170
202-05761	RES,CF,5%,1/4W,120 OHM	8		R60,111,125,153-155,163,169
202-09776	RES,CF,5%,1/4W,91 OHM	15		R32,77,96,100-105,113,140,142, R143,145,146

PART NO.	DESCRIPTION	QTY	EFF-INACT	REFERENCE
METAL FLM RES				
203-00450	RES,MF,1%,1/4W,100 OHM	4		R1,2,4,11
203-00452	RES,MF,1%,1/4W,309 OHM	2		R42,48
203-00464	RES,MF,1%,1/4W,4.99K OHM	6		R18,21-23,27,28
203-00477	RES,MF,1%,1/4W,12.7K OHM	4		R38,39,44,45
203-01490	RES,MF,1%,1/4W,3.09K OHM	4		R40,41,46,47
203-02353	RES,MF,1%,1/4W,49.9K OHM	8		R3,5,8-10,12,15,16
203-02610	RES,MF,1%,1/4W,1.65K OHM	4		R19,26,186,191
203-02658	RES,MF,1%,1/4W,340 OHM	2		R185,193
203-03347	RES,MF,1%,1/4W,8.45K OHM	2		R7,14
203-07557	RES,MF,1%,1/4W,806 OHM	2		R6,13
203-07558	RES,MF,1%,1/4W,374 OHM	2		R98,110
203-07561	RES,MF,1%,1/2W,75 OHM,FP	4		R56-59
203-09815	RES,MF,1%,1/4W,90.9 OHM	1		R99
NET RES				
205-05638	RES,NET,SIP,2%,BUS EL,10KX9	3		RP4,6,7
205-07157	RES,NET,SIP,2%,BUS EL,4.7KX9	1		RP5
205-09499	RES,NET,SIP,2%,ISOL EL,100X4	3		RP1-3
ELECTROLYT CAP				
240-00613	CAP,ELEC,22uF,25V,RAD	4		C27,28,31,104
240-01262	CAP,ELEC,330uF,25V,RAD	1		C46
240-06096	CAP,ELEC,10uF,25V,RAD,NON-POL	8		C5,6,11,12,44,45,86,87
240-07335	CAP,ELEC,47uF,25V,RAD,NON-POL	4		C57,61,65,69
240-09786	CAP,ELEC,100uF,25V,RAD,LOW ESR	5		C21,24,96,180,184
TANTALUM CAP				
241-00652	CAP,TANT,4.7uF,25V,RAD	5		C63,64,71,72,111
241-00654	CAP,TANT,22uF,16V,RAD	9		C47,51,52,56,81,84 C88,115,118
MYLAR CAP				
244-00662	CAP,MYL,.1uF,5%,RAD	1		C109
244-04960	CAP,MYL,1uF,5%,RAD	6		C16,18,19,22,106,183
244-06174	CAP,MYL,5600pF,5%,RAD	2		C37,40
244-06176	CAP,MYL,.047uF,5%,RAD	1		C112
244-06177	CAP,MYL,.33uF,10%,RAD	2		C101,103
244-06883	CAP,MYL,.01uF,5%,RAD	2		C74,80
244-07568	CAP,MYL,1000pF,5%,RAD	4		C73,75,78,79
245-00590	CAP,CER,150pF,500V,10%,Y5P	12		C1-4,92-95,125,130,143,167
245-01258	CAP,CER,470pF,50V,10%,Z5P	6		C15,17,20,23,129,142
245-03609	CAP,CER,.1uF,50V,Z5U,AX	62		C9,10,25,26,29,30,32,33,35,36, C41,43,48-50,53-55,60,62,68,70, C76,77,82,85,89,91,97,102,107,108, C110,114,116,121,123,124,126,132, C133,136,137,139,140,147,148,150 C153,155,156,159,162,171,174,177 C179,181,185,186,188,189
245-03610	CAP,CER,.01uF,100V,Z5U,AX	28		C105,113,117,119,120,122,127,128, C131,134,135,138,141,144,149,151, C152,154,157,158,168,172,173, C175,176,178,182,187
245-03867	CAP,CER,10pF,100V,COG,10%,AX	4		C7,8,13,14
245-03868	CAP,CER,33pF,100V,COG,10%,AX	4		C163,164,169,170

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
CERAMIC CAPCONT'D				
245-03869	CAP,CER,100pF,100V,COG,10%,AX	10		C34,38,39,42,83,90,160,161, C165,166
245-03870	CAP,CER,150pF,100V,COG,10%,AX	4		C58,59,66,67
245-08470	CAP,CER,15pF,100V,COG,5%,AX	2		C145,146
FERRITE BEAD				
270-00779	FERRITE,BEAD	18		FB1-4,8-21
270-06671	FERRITE CHOKE,2.5 TURN	2		FB5,7
DIODES				
300-01029	DIODE,1N914 AND 4148	27		D1-8,15-26,29-35
300-01030	DIODE,1N4004 AND 4005	7		D9-14,27
300-02401	DIODE,BAR 35,SCHOTTKY,LOW VF	1		D28
TRANSISTORS				
310-01007	TRANSISTOR,2N3904	5		Q1,4,5,12,13
310-01008	TRANSISTOR,2N3906	1		Q16
310-01646	TRANSISTOR,2N4403	7		Q6-11,14
310-06612	TRANSISTOR,J108	2		Q15,17
DIGITAL IC				
330-03482	IC,DIGITAL,74HC04	1		U37
330-03581	IC,DIGITAL,74HC138	2		U27,28
330-03585	IC,DIGITAL,74HC14	1		U58
330-03611	IC,DIGITAL,74HC273	4		U21,25,26,55
330-04509	IC,DIGITAL,74HC74	2		U31,35
330-04572	IC,DIGITAL,74HCT245	1		U65
330-04674	IC,DIGITAL,74HC4538	1		U14
330-04926	IC,DIGITAL,74HC08	3		U17,36,47
330-05901	IC,DIGITAL,74HC253	1		U44
330-07067	IC,DIGITAL,74HCU04	2		U45,56
330-07260	IC,DIGITAL,74HC32	1		U34
330-07262	IC,DIGITAL,74HC161	2		U32,33
330-07536	IC,DIGITAL,74HC574	2		U29,42
330-07596	IC,DIGITAL,74AC00	2		U15,61
330-07599	IC,DIGITAL,74AC32	1		U64
330-07713	IC,DIGITAL,74HC174	1		U48
330-07715	IC,DIGITAL,74HC541	7		U20,24,41,43,66-68
330-07717	IC,DIGITAL,FILTER,SM5813	1		U12
330-08169	IC,DIGITAL,74HC175	1		U30
330-08170	IC,DIGITAL,74AC157	3		U53,54,63
330-08952	IC,DIGITAL,74HC245	1		U59
330-09769	IC,DIGITAL,74HC573	3		U40,50,60
330-09777	IC,DIGITAL,74AC174	1		U62
LINEAR IC				
340-00742	IC,LINEAR,7805 (LM 340 T-5)	2		U3,4
340-01525	IC,LINEAR,7905,-5V REG	1		U2
340-05945	IC,LINEAR,LM393	1		U18
340-08831	IC,LINEAR,SSM2142,BAL LINE DRV	2		U8,9
340-09787	IC,LINEAR,MC34164,+5V MONITOR	1		U16
340-09789	IC,LINEAR,MC33078,DUAL OP AMP	4		U1,5,6,10
INTERFACE IC				
345-09778	IC,INTER,CS8402,DIG I/O XMTR	1		U22
345-09779	IC,INTER,CS8412,DIG I/O RCVR	1		U19

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
MEMORY IC				
350-09749	IC,GAL,20V8,PCM-80,HOST,V1.00	1		U49
350-09976	IC,SRAM,128KX8,1M,100NS	1		U38
350-09998	IC,DRAM,256KX4,80NS,ZIP	2		U51,52
350-10383	IC,ROM,27C040,PCM-90,V1.00	1		U39
CONVERTER IC				
355-04283	IC,CONV,ADC0804	1		U23
355-09848	DAC,AD1865	1		U11
355-09849	ADC,CS5389	1		U7
MICROPROC IC				
365-09774	IC,uPROC,uPD70208(V40),8MHz	1		U46
OPTO ISOLATOR IC				
375-02247	IC,OPTO-ISOLATOR,6N138	1		U57
CRYSTALS				
390-06647	CRYSTAL,16.000 MHZ,.01%	1		Y1
390-09843	CRYSTAL,11.2896MHz,3LEAD	1		Y3
390-09844	CRYSTAL,12.288MHz,3LEAD	1		Y2
RELAYS				
410-03584	RELAY,2P2T,LOW LEVEL,DIP,12V	2		RY1,2
SWITCHES				
453-09772	SW,PBPLP,4P2T,PCRA,2.5MMTRAV	1		SW1
BATTERY				
460-04598	BATTERY,LITH,3V,FLAT	1		BAT1
TRANSFORMER				
470-07031	XFORMER,PULSE,AES,5:1	1		TX2
JUMPER				
490-02356	CONN,JUMPER,.1X025,2FCG	2		W5,7
PC MNT CONN				
510-02899	CONN,POST,100X025,HDR,3MC	2		W5,7
510-06568	CONN,POST,079,HDR,6MC	1		J9
510-07785	CONN,RCA,PCRA,1FCGX2,VERT	1		J10
510-09765	CONN,POST,079,HDR,10MC	1		J16
510-09773	CONN,MEM CARD,PC,68PIN,CONTACT	1		J19
510-09783	CONN,POST,100X025,36X2MCG,ELEV	1		J17
510-09790	CONN,DIN,5FC@180DEG,PCRA,SHLD	3		J13-15
510-09975	1/4"PHONE JACK,PCRA,3C,SW,KINK	4		J5,6,11,12
510-10880	CONN,XLR/JACK,3FC,1/4"TRS,PCRA	2		J1,2
510-10881	CONN,XLR,3MC,PCRA,PLASTIC CMPT	2		J20,21
510-10884	CONN,JMP,.6X2.5mm,7FC,TRAP	2		J4,7
SOCKETS				
520-00945	IC SCKT,24 PIN,PC,LO-PRO	1		U11
520-01458	IC SCKT,28 PIN,PC,LO-PRO	2		U7,19
520-04425	IC SCKT,24 PINX.3",PC,LO-PRO	1		U49
520-09077	IC,SCKT,PLCC,68 PIN	1		U46
520-09736	IC,SCKT,32 PIN,PC,TIN,LO-PRO	2		U38,39

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
LUGS				
620-09648	LUG,SOLDER,.5IDX.72OD/FL.25TAB	5		J5,6,10-12
SPACERS				
635-09770	SPCR,SWAGE,4-40X7/8,1/4RD,BR	4		HOST TO DSP BD
CABLES/CORDS				
680-09755	CABLE,HSG/ST&T,6C,30/8.5,SLV	1		PS TO HOST (J3,J18)
680-09757	CABLE,XITION/SCKT,20C,6"	1		DSLPHY TO HOST (J8)

FRONT PANEL SWITCH BOARD

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
DIODES				
300-01029	DIODE,1N914 AND 4148	3		D112,115,119
DISPLAY/LED/IND				
430-09818	LED,GRN,T1,LITON,20DEG,12MCD	9		D111,113,114,116-118 D120-122
SWITCHES				
453-09771	SW,PB,1P1T,6MM SQX7MM H,160GF	12		SW2-13
CABLES/CORDS				
680-09763	CABLE,079,SCKT/SCKTRA,10C,2.0"	1		SWITCH BD (J102) TO HOST BD (J16)

FRONT PANEL ENCODER BOARD

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
CARBON FILM RES				
202-00514	RES,CF,5%,1/4W,100 OHM	4		R202-205
CERAMIC CAP				
245-03610	CAP,CER,.01uF,100V,Z5U,AX	4		C200-203
ENCODERS				
452-09762	SW,RTY,ENCODER,36 POS,VERT MNT	2		SW14,15
CABLES/CORDS				
680-09764	CABLE,079,SCKT/SCKTRA,6C,2.0" TO HOST BD (J9)	1		ENCODER BD (J103)

FRONT PANEL LEVEL POT BOARD

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
ROTARY PT				
200-09761	POT,RTY,PC,10KAX2,6MMFL,16,20L	1		R201
CABLES/CORDS				
680-10885	CABLE,RIB,24-26G,7CX.1,1.5",NW	1		LVL POT BD (J104) TO HOST BD (J4)

FRONT PANEL HEADROOM BOARD

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
DISPLAY/LED/IND				
430-03896	LED,GRN,RECT.,.197X.079	6		D103-105,108-110
430-03897	LED,YEL,RECT.,.197X.079	2		D102,107
430-03898	LED,RED,RECT.,.197X.079	2		D101,106
CABLES/CORDS				
680-10886	CABLE,RIB,24-26G,7CX.1,5.5",NW	1		HDRM BD (J101) TO HOST BD (J7)

CHASSIS/MECHANICAL

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
ADHESIVES				
120-09571	ADHESIVE,CONTACT CEMENT			DISPLAY LENS TO FP
DISPLAY/LED/IND				
430-09785	DISPLAY,VF,20X2 CHAR,5X7DOT	1		
PC MNT CONN				
510-09985	CONN,MEM CARD,68 PIN,EJECTOR	1		HOST BD (J19)
CLAMPS				
530-02488	TIE,CABLE,NYL,.14"X5 5/8"	1		PS TO HOST CABLE
530-09382	CLIP,WIRE HRNS,.15DIA,ADH BAK	3		PS TO HOST CABLE
530-09979	CLAMP,CABLE,.169",ZN	1		AC INPUT CABLE
FEET				
541-00781	BUMPER,FEET,3-M #SJ5018	4		
KNOBS/CAPS				
550-03827	BUTTON,.346RD,BLK	2		PWR SW, LEVEL SW
550-09087	KNOB,15MM,6MM/FLAT,BLK	1		LVL POT
550-09759	BUTTON,.20X.50,BLK	3		
550-09760	BUTTON,.20X.50,BLK,W/LENS	9		
550-09767	KNOB,21MM,6MM/FL,BLK/BLK	2		ENCODERS

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
INSUL/SPCRS				
630-02737	WSHR,FL,#8CLX.02TH,BLK,NYL	4		FP TO CHASSIS
630-03669	SPCR,#4CLX3/8,3/16RD,NYL	2		PWR SW SUPPORT
630-09709	SPCR,PCB/FOOT.,.188,NYL	1		HOST BD
630-09983	INSUL,SEMI,SIL RUB,ADH,1.95X1"	1		UNDER (3) REGULATORS
MACHINE SCREWS				
640-01700	SCRW,4-40X1/2,PNH,PH,SS CHAS(2)	2		H/S CLAMP TO
640-01706	SCRW,4-40X3/8,PNH,PH,ZN	4		FP SW BD TO INSRT(2) AC CONN TO CHAS (2) MEMCD TO HOST BD
640-02034	SCRW,4-40X5/8,PNH,PH,ZN	2		FP TO CHASSIS
640-02736	SCRW,8-32X3/8,BH,SCKT,BLK	4		COVERS TO CHASSIS & INSERT
640-03957	SCRW,6-32X3/16,TH,PH,BLK	16		DSP TO HOST BD (4)
640-04339	SCRW,4-40X1/4,PNH,PH,SEMS,ZN	6		HDRM BD TO INSRT(2) DSPLY TO INSERT
640-07696	SCRW,M3X8MM,PH,PNH,ZN	2		PWR SW TO CHASSIS
640-09758	SCRW,M3X16MM,PH,FH,ZN	2		PS TO CHAS&BRKT (4)
640-09987	SCRW,6-32X5/16,PNH,PH,SEMS,ZN	14		HOST BD TO CHAS INSERT & PS BRKT(9), AC CLAMP TO CHAS(1)
640-11284	SCRW,M3X8MM,FH,PH,BZ	4		XLR J1,2
THRD-FRM SCRWS				
641-03751	SCRW,TAP,AB,4X5/16,PNH,PH,ZN	4	02/21/96•	XLR J20,21
641-09699	SCRW,TAP,AB,#2X5/16,PNH,PH,ZN	3		MIDI CONN TO CHASS
641-10989	SCRW,TAP,AB,4X3/8,PNH,PH,BZ	4	•02/21/96	XLR J20,21
641-10989	SCRW,TAP,AB,4X3/8,PNH,PH,BZ	1		RCA CONN TO CHASS
643-01728	NUT,6-32,KEP,ZN	2		CHAS GND (1), AC CABLE CLAMP (1)
NUTS				
643-01732	NUT,4-40,KEP,ZN	6		AC CONN TO CHAS (2) FP TO INSERT (2) MEMCD CONN TO HOST (2)
WASHERS				
644-01735	WSHR,FL,#6CLX3/8ODX1/32THK	1		CHASSIS GND
644-07893	WSHR,FL,.427IDX.550X.035THK,ZN	2		FP ENCDER TO INSRT
THRDLS FSTNR				
650-05899	POPRVT,5/32X1/4,REG PROT HD,AL	3		PS BRKT TO CHASSIS
CABLES/CORDS				
680-09756	CABLE,AC PWR,SHLD,14"	1		AC CONN TO PWR SUP
			&PWR SWITCH	
680-09149	CORD,POWER,NA/IEC,SVT,VW-1,10A	1*		
680-08830	CORD,POWER,IEC,6A,2M,EURO	1*		
680-10093	CORD,POWER,IEC,5A,2M,UK	1*		
680-10094	CORD,POWER,IEC,6A,2M,ITALY	1*		
680-10095	CORD,POWER,IEC,6A,2M,SWISS	1*		
680-10096	CORD,POWER,IEC,6A,2M,AUSTRALIA	1*		
680-10097	CORD,POWER,IEC,6A,2M,JAPAN	1*		
680-10098	CORD,POWER,IEC,6A,2M,UNIVERSAL	1*		
	*Dependent on destination			

PART NO.	DESCRIPTION	QTY	EFF•INACT	REFERENCE
CHASSIS/MECH				
700-09856	CHASSIS,INSERT,FP,PCM-80	1		
700-09857	COVER, TOP/BOTTOM,PCM-80	2		
700-09859	BRACKET,PWR SUP,PCM-80	1		
700-11156	CHASSIS,WRAP,PCM-80/90,XLR	1		
BRACKETS				
701-09860	BRACKET,POT,SHIELD,PCM-80	1		INPUT LEVEL POT
701-09863	CLAMP,HEATSINK,TO-220	1		HOST BD
PANELS				
702-09858	COVER,PROTECTIVE, TOP,PS,PCM-80	1		
702-09861	COVER,PROTECTIVE,BOT,PS,PCM-80	1		
702-09988	PLATE,HEATSINK,TO-220	1		HOST BD
702-10365	PANEL,FRONT,PCM-90	1		
DISPLAY/LENS/IND				
703-09862	LENS,DISPLAY,PCM-80	1		
703-10998	PANEL,OVLY,REAR,PCM-90,XLR	1		
POWER SUPPLY				
750-09766	PWR SUP,5V@5A,+15V@2A/-15V@.5A	1		

**Schematics
and Assembly
Drawings**

- 060-09827 Schem Host Bd
Main Bd Comp
Layout
- 060-09839 Schem Front
Panel Bds
- 080-10369 Assy Chassis

